isp1760 NXP Semiconductors, isp1760 Datasheet - Page 51

no-image

isp1760

Manufacturer Part Number
isp1760
Description
Hi-speed Universal Serial Bus Host Controller For Embedded Applications
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
isp1760BE
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
isp1760BE
Quantity:
31
Part Number:
isp1760BE (LF)
Manufacturer:
PHI
Quantity:
20 000
Part Number:
isp1760BEGA
Manufacturer:
LEVELONE
Quantity:
450
Part Number:
isp1760BEGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1760BEGA
Manufacturer:
ST
Quantity:
20 000
Part Number:
isp1760BEGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1760BEUM
Manufacturer:
JST
Quantity:
1 200
Part Number:
isp1760BEUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1760BEUM
Manufacturer:
ST-ERICSSON
Quantity:
20 000
Part Number:
isp1760ET
Manufacturer:
ST
Quantity:
8
Part Number:
isp1760ET
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1760ET
Manufacturer:
PHI-PB
Quantity:
5
Part Number:
isp1760ETUM
Manufacturer:
CSR
Quantity:
1 712
Part Number:
isp1760ETUM
Manufacturer:
ST-ERICSSON
Quantity:
20 000
Philips Semiconductors
Table 56:
9397 750 13257
Product data sheet
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Interrupt Enable register: bit allocation
8.4.2 Interrupt Enable register (R/W: 0314h)
R/W
R/W
31
23
0
0
Table 55:
This register allows enabling or disabling of the IRQ generation because of various events
as described in
Bit
7
6
5
4
3
2 to 1
0
R/W
R/W
30
22
0
0
Symbol
INT_IRQ
CLKREADY Clock Ready: Indicates that an IRQ was asserted as the internal clock
HC_SUSP
-
DMAEOT
INT
-
SOFITLINT SOT ITL Interrupt:
Interrupt register: bit description
Table
R/W
R/W
29
21
0
0
Rev. 01 — 8 November 2004
56.
Description
INT IRQ: Indicates that an IRQ was asserted because an INT PTD was
completed, or the PTDs corresponding to the bits set in the INT IRQ
Mask AND or INT IRQ Mask OR register bits combination were
completed.
0 — No IRQ assertion determined by the completion of INT PTDs
1 — IRQ asserted because of completing INT PTD.
For details, see
signals are running stable. Useful after a power-on or wake-up cycle.
0 — No CLKREADY event has occurred
1 — INT generated because of a CLKREADY event.
Host Controller Suspend: Indicates that the Host Controller has
entered suspend mode.
0 — No INT generated because of the Host Controller entering suspend
mode
1 — INT generated because of the Host Controller entering suspend
mode.
If the ISR accesses the ISP1760, it will wake up for the time specified in
bits 31 to 16 of the Power Down Control register.
reserved; write logic 0
DMA EOT Interrupt: Indicates DMA transfer completion.
0 — DMA transfer is not complete
1 — IRQ asserted because the DMA transfer is complete.
reserved; write logic 0
0 — No SOF event has occurred
1 — An SOF event has occurred.
R/W
R/W
28
20
0
0
reserved
reserved
Section
…continued
[1]
[1]
R/W
R/W
27
19
7.4.
0
0
Embedded Hi-Speed USB host controller
R/W
R/W
26
18
0
0
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
R/W
R/W
25
17
0
0
ISP1760
R/W
R/W
51 of 105
24
16
0
0

Related parts for isp1760