MC9S08JM16CGTE FREESCALE [Freescale Semiconductor, Inc], MC9S08JM16CGTE Datasheet - Page 343

• Manufacturer Part Number: MC9S08JM16CGTE
• Description: Microcontrollers
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

18.4.1.2
This 16-bit register holds the address for the hardware breakpoint in the BDC. The BKPTEN and FTS
control bits in BDCSCR are used to enable and configure the breakpoint logic. Dedicated serial BDC
commands (READ_BKPT and WRITE_BKPT) are used to read and write the BDCBKPT register but is
not accessible to user programs because it is not located in the normal memory map of the MCU.
Breakpoints are normally set while the target MCU is in active background mode before running the user
application program. For additional information about setup and use of the hardware breakpoint logic in
the BDC, refer to
18.4.2
This register contains a single write-only control bit. A serial background mode command such as
WRITE_BYTE must be used to write to SBDFR. Attempts to write this register from a user program are
ignored. Reads always return 0x00.
1
Freescale Semiconductor
Reset
BDFR is writable only through serial background mode debug commands, not from user programs.
Field
WSF
DVF
WS
W
2
1
0
R
System Background Debug Force Reset Register (SBDFR)
Wait or Stop Status — When the target CPU is in wait or stop mode, most BDC commands cannot function.
However, the BACKGROUND command can be used to force the target CPU out of wait or stop and into active
background mode where all BDC commands work. Whenever the host forces the target MCU into active
background mode, the host must issue a READ_STATUS command to check that BDMACT = 1 before
attempting other BDC commands.
0 Target CPU is running user application code or in active background mode (was not in wait or stop mode when
1 Target CPU is in wait or stop mode, or a BACKGROUND command was used to change from wait or stop to
Wait or Stop Failure Status — This status bit is set if a memory access command failed due to the target CPU
executing a wait or stop instruction at or about the same time. The usual recovery strategy is to issue a
BACKGROUND command to get out of wait or stop mode into active background mode, repeat the command
that failed, then return to the user program. (Typically, the host would restore CPU registers and stack values and
re-execute the wait or stop instruction.)
0 Memory access did not conflict with a wait or stop instruction
1 Memory access command failed because the CPU entered wait or stop mode
Data Valid Failure Status — This status bit is not used in the MC9S08JM16 Series because it does not have
any slow access memory.
0 Memory access did not conflict with a slow memory access
1 Memory access command failed because CPU was not finished with a slow memory access
0
0
7
BDC Breakpoint Match Register (BDCBKPT)
background became active)
active background mode
Figure 18-6. System Background Debug Force Reset Register (SBDFR)
Section 18.2.4, “BDC Hardware
= Unimplemented or Reserved
Table 18-2. BDCSCR Register Field Descriptions (continued)
0
0
6
MC9S08JM16 Series Data Sheet, Rev. 2
0
0
5
0
0
4
Breakpoint.”
Description
0
0
3
0
0
2
1
0
0
Development Support
BDFR
0
0
0
1
343