DF2378BVFQ35WV Renesas Electronics America, DF2378BVFQ35WV Datasheet - Page 54

• Manufacturer Part Number: DF2378BVFQ35WV
• Description: IC H8S/2378 MCU FLASH 144-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of DF2378BVFQ35WV

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 35MHz
• Connectivity: I²C, IrDA, SCI, SmartCard
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 97
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 6x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-QFP
• For Use With: EDK2378 - DEV EVAL KIT FOR H8S/2378
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Figure 11.52 Contention between Overflow and Counter Clearing ............................................. 627
Figure 11.53 Contention between TCNT Write and Overflow..................................................... 628
Section 12 Programmable Pulse Generator (PPG) ............................................ 631
Figure 12.1 Block Diagram of PPG............................................................................................ 632
Figure 12.2 Overview Diagram of PPG...................................................................................... 641
Figure 12.3 Timing of Transfer and Output of NDR Contents (Example) ................................. 642
Figure 12.4 Setup Procedure for Normal Pulse Output (Example) ............................................ 643
Figure 12.5 Normal Pulse Output Example (Five-Phase Pulse Output) ..................................... 644
Figure 12.6 Non-Overlapping Pulse Output ............................................................................... 645
Figure 12.7 Non-Overlapping Operation and NDR Write Timing ............................................. 646
Figure 12.8 Setup Procedure for Non-Overlapping Pulse Output (Example)............................. 647
Figure 12.9 Non-Overlapping Pulse Output Example (Four-Phase Complementary)................ 648
Figure 12.10 Inverted Pulse Output (Example) ............................................................................ 650
Figure 12.11 Pulse Output Triggered by Input Capture (Example).............................................. 651
Section 13 8-Bit Timers (TMR) ........................................................................ 653
Figure 13.1 Block Diagram of 8-Bit Timer Module................................................................... 654
Figure 13.2 Example of Pulse Output......................................................................................... 663
Figure 13.3 Count Timing for Internal Clock Input.................................................................... 664
Figure 13.4 Count Timing for External Clock Input .................................................................. 664
Figure 13.5 Timing of CMF Setting ........................................................................................... 665
Figure 13.6 Timing of Timer Output .......................................................................................... 666
Figure 13.7 Timing of Compare Match Clear ............................................................................ 666
Figure 13.8 Timing of Clearance by External Reset................................................................... 667
Figure 13.9 Timing of OVF Setting............................................................................................ 667
Figure 13.10 Contention between TCNT Write and Clear ........................................................... 670
Figure 13.11 Contention between TCNT Write and Increment.................................................... 671
Figure 13.12 Contention between TCOR Write and Compare Match.......................................... 672
Section 14 Watchdog Timer (WDT) ................................................................. 677
Figure 14.1 Block Diagram of WDT .......................................................................................... 678
Figure 14.2 Operation in Watchdog Timer Mode ...................................................................... 683
Figure 14.3 Operation in Interval Timer Mode .......................................................................... 684
Figure 14.4 Writing to TCNT, TCSR, and RSTCSR.................................................................. 685
Figure 14.5 Contention between TCNT Write and Increment.................................................... 686
Figure 14.6 Circuit for System Reset by WDTOVF Signal (Example)...................................... 687
Section 15 Serial Communication Interface (SCI, IrDA).................................. 689
Figure 15.1 Block Diagram of SCI............................................................................................. 691
Rev.7.00 Mar. 18, 2009 page lii of lxvi
REJ09B0109-0700