M30840SGP#U5 Renesas Electronics America, M30840SGP#U5 Datasheet - Page 134

• Manufacturer Part Number: M30840SGP#U5
• Description: IC M32C/84 MCU ROMLESS 100LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30840SGP#U5

• Core Processor: M32C/80
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 45
• Program Memory Type: ROMless
• Ram Size: 10K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-LQFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

M
R
R
e
E
3
. v
J
2
Table 11.1 Fixed Vector Table
n I
U
O
B
-
-
N
R
A
W
0
NOTES:
C
11.5.1 Fixed Vector Tables
11.5.2 Relocatable Vector Tables
1
9
n
R
M
e
G
d
t s
v
a
0 .
8 /
B
d
d
s
e
The fixed vector tables are allocated addresses FFFFDC
tables. Refer to 25.2 Functions to Prevent Flash Memory from Rewriting for fixed vectors of flash
memory.
K
1. Low voltage detection interrupt cannot be used in M32C/84T.
The relocatable vector tables occupy 256 bytes from the starting address set in the INTB register. Table
11.2 lists the relocatable vector tables.
Set an even address as the starting address of the vector table set in the INTB register to increase
interrupt sequence execution rate.
e
u r
c t
I
t e
f e
e r
0
f r
1
I
4
n
t n
n I
h
0
t c
o l
e
n i
s s
d
3
G
J
r e
t s
a r
o i
w
e
o
6
u
o r
u r
d
u r
n
M
g
0 -
e t
. l
u
t c
a
i T
t p
0
1
d
c t
p
, 7
0
o i
m
b
1
h
(
y
n
r e
2
M
0
0
3
F
F
F
F
F
F
F
F
F
5
2
A
F
F
F
F
F
F
F
F
F
C
d
F
F
F
F
F
F
F
F
F
8 /
d
F
F
F
F
F
F
F
F
F
Page 111
e r
V
, 4
D
E
E
E
E
F
F
F
F
s s
e
0
4
8
C
0
4
8
C
C
t c
1
1
1
M
1
1
1
1
1
1
6
6
6
6
6
6
6
(
6
r o
6
3
) L
o t
o t
o t
o t
o t
o t
o t
o t
o t
2
A
C
o t
F
F
F
F
F
F
F
F
d
F
F
F
F
F
F
F
f o
8 /
F
d
F
F
A
F
F
F
F
F
F
e r
F
F
F
4
d
4
F
F
F
F
F
F
F
F
F
) T
d
s s
9
F
F
F
E
E
E
F
D
E
e r
5
3
7
B
3
7
B
F
e
F
F
1
1
s s
1
1
1
1
1
s
1
1
6
6
6
6
6
6
6
6
6
(
H
)
f I
R
R
F
a
n
s
T
w
v
o t
F
d
u
l o
h
e
e
a
h t
d
m
1
e
s
s
c t
a t
p
6
e
e r
e
s
e
b
,
h
g
e
d
v r
v r
c
r e
a
s s
d
e
e
o
a
e
e
o
e t
p
n
d
d
0
d
d
g
s
o r
e t
t c
e
d
o t
n i
s
s
i t
e t
e r
g
t n
o i
p
p
m
e r
a r
t c
a
a
h t
s s
n
e
f o
d
c
c
o i
m
e
i r
i
e
e
e
t n
n i
R
n
16
a
s
e r
t n
s i
r e
e
o t
d
i
a
t n
o l
r e
m
d
to FFFFFF
e
u r
e r
s
e r
c
r e
r a
x
u r
f o
p
a
e
s s
u
u r
p
, t
s k
a t
c
w t
s
, t
u
t p
e
a
b
F
e t
a
d
o
n
e l
(
F
e r
) 1
c s
d
d
f
F
v
r o
o l
f
F
i
l l i
e
o r
t n
E
t c
w
16
t a
h t
r e
m
7
r o
o i
e
. Table 11.1 lists the fixed vector
1
u r
6
h t
n
a t
t p
s i
e
b
e l
M
R
R
S
C
W
f o
e
o l
e
3
a
s
s
2
k c
w t
c t
e
t e
C
, t
h
a
8 /
G
d
e r
R
o
0
e
e
n
g
M
S
e f
e
i T
r e
a
a r
e r
n
m
e i
o i t
n
u
r e
11. Interrupts
s
c
l a
n
e
C
r i
u c
, t i