M30840SGP#U5 Renesas Electronics America, M30840SGP#U5 Datasheet - Page 363

• Manufacturer Part Number: M30840SGP#U5
• Description: IC M32C/84 MCU ROMLESS 100LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30840SGP#U5

• Core Processor: M32C/80
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 45
• Program Memory Type: ROMless
• Ram Size: 10K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-LQFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

M
R
R
e
E
3
. v
J
2
Figure 23.14 C0SIMKR Register
0
C
23.1.12 CAN0 Slot Interrupt Mask Register (C0SIMKR Register)
1
9
0 .
8 /
B
The C0SIMKR register determines whether an interrupt request, generated by a data transmission or
reception in the corresponding message slot is enabled or disabled. When the SIMj bit (j=0 to 15) is set
to "1" (no interrupt requested), an interrupt request generated by a data transmission or reception in the
corresponding message slot is enabled. Refer to 23.4 CAN Interrupt for details.
0
1
4
0
3
G
J
6
u
o r
b15
0 -
. l
CAN0 Slot Interrupt Mask Register
u
0
1
NOTES:
p
, 7
0
1
1. Change the C0SIMKR register setting while the C0MCTLj (j=0to 15) register, corresponding to the bit
2. Value is obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after
(
2
M
to be changed, is set to "00
reset and supplying the clock to the CAN module.
0
3
0
2
5
C
b8
8 /
Page 340
b7
, 4
M
3
2
C
f o
8 /
b0
4
4
) T
Symbol
9
SIM15
SIM14
SIM13
SIM12
SIM11
SIM10
SIM9
SIM8
SIM7
SIM6
SIM5
SIM4
SIM3
SIM2
SIM1
SIM0
5
Bit
Symbol
C0SIMKR
16
".
Slot 15 Interrupt
Request Mask Bit
Slot 14 Interrupt
Request Mask Bit
Slot 13 Interrupt
Request Mask Bit
Slot 12 Interrupt
Request Mask Bit
Slot 11 Interrupt
Request Mask Bit
Slot 10 Interrupt
Request Mask Bit
Slot 9 Interrupt
Request Mask Bit
Slot 8 Interrupt
Request Mask Bit
Slot 7 Interrupt
Request Mask Bit
Slot 6 Interrupt
Request Mask Bit
Slot 5 Interrupt
Request Mask Bit
Slot 4 Interrupt
Request Mask Bit
Slot 3 Interrupt
Request Mask Bit
Slot 2 Interrupt
Request Mask Bit
Slot 1 Interrupt
Request Mask Bit
Slot 0 Interrupt
Request Mask Bit
Bit Name
Address
0211
(1)
16
- 0210
16
Controls whether the interrupt
request of the corresponding
message slot is enabled or masked.
0: Masks (disables) an interrupt request
1: Enables an interrupt request
After Reset
0000
Function
16
(2)
23. CAN Module
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW