UPD70F3735GK-GAK-AX Renesas Electronics America, UPD70F3735GK-GAK-AX Datasheet - Page 103

• Manufacturer Part Number: UPD70F3735GK-GAK-AX
• Description: MCU 32BIT V850ES/JX3-L 80-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Lr

Specifications of UPD70F3735GK-GAK-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 66
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 3.6 V
• Data Converters: A/D 8x10b, D/A 1x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JF3-L
R01UH0017EJ0400 Rev.4.00
Sep 30, 2010
Note The RXDA1 and KR7 pins must not be used at the same time. When using the RXDA1 pin, do not use the KR7
(7) Port 9 function register (PF9)
Cautions 1. When a pull-up resistor at EV
Remarks 1. The PF9 register can be read or written in 16-bit units.
pin. When using the KR7 pin, do not use the RXDA1 pin (it is recommended to set the PFC91 bit to 1 and clear
the PFCE91 bit to 0).
PF9 (PF9H)
PFCE91
PFCE90
(PF9L)
2. To read/write bits 8 to 15 of the PF9 register in 8-bit or 1-bit units, specify them as bits 0 to 7
0
0
1
1
0
0
1
1
2. Be sure to set bits 12 to 10 and 5 to 2 to “0”.
After reset: 0000H
P96, be sure to set the PF9n bit to 1.
Pull up output pins P97 to P99 and P913 to P915 at the same potential as EV
when they are used as N-ch open-drain output pins.
However, when using the higher 8 bits of the PF9 register as the PF9H register and the lower
8 bits as the PF9L register, PF9 can be read or written in 8-bit or 1-bit units.
of the PF9H register.
PF915
PF9n
PF97
PFC91
PFC90
15
0
1
0
1
0
1
0
1
0
1
Normal output (CMOS output)
N-ch open-drain output
Control of normal output or N-ch open-drain output (n = 0, 1, 6 to 9, 13 to 15)
PF914
PF96
R/W
14
Setting prohibited
KR7 input
RXDA1 input/KR7 input
Setting prohibited
Setting prohibited
KR6 input
TXDA1 output
Setting prohibited
Address: PF3 FFFFFC72H,
PF913
13
0
DD
PF9L FFFFFC72H, PF9H FFFFFC73H
Specification of P91 pin alternate function
Specification of P90 pin alternate function
or higher is connected to output pins P90, P91 and
12
0
0
Note
11
0
0
10
0
0
CHAPTER 4 PORT FUNCTIONS
PF91
PF99
9
PF90
PF98
8
DD
Page 87 of 816
, even