UPD70F3735GK-GAK-AX Renesas Electronics America, UPD70F3735GK-GAK-AX Datasheet - Page 616

no-image

UPD70F3735GK-GAK-AX

Manufacturer Part Number
UPD70F3735GK-GAK-AX
Description
MCU 32BIT V850ES/JX3-L 80-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Lr
Datasheet

Specifications of UPD70F3735GK-GAK-AX

Core Processor
RISC
Core Size
32-Bit
Speed
20MHz
Connectivity
CSI, EBI/EMI, I²C, UART/USART
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
66
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 3.6 V
Data Converters
A/D 8x10b, D/A 1x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3735GK-GAK-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
V850ES/JF3-L
18.4 Transfer Targets
18.5 Transfer Modes
request, transfer is performed again once. This operation continues until a terminal count occurs.
request always takes precedence.
generated in a transfer cycle, DMA transfer of the channel with the lower priority is executed after the bus is released to the
CPU (the new transfer request of the same channel is ignored in the transfer cycle).
R01UH0017EJ0400 Rev.4.00
Sep 30, 2010
Table 18-2 shows the relationship between the transfer targets (√: Transfer enabled, ×: Transfer disabled).
Caution The operation is not guaranteed for combinations of transfer destination and source marked with “×”
Single transfer is supported as the transfer mode.
In single transfer mode, the bus is released at each byte/halfword transfer. If there is a subsequent DMA transfer
When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority DMA
If a new transfer request of the same channel and a transfer request of another channel with a lower priority are
in Table 18-2.
On-chip
Internal RAM
External memory
Internal ROM
peripheral I/O
Table 18-2. Relationship Between Transfer Targets
Internal ROM
×
×
×
×
CHAPTER 18 DMA FUNCTION (DMA CONTROLLER)
Peripheral I/O
On-Chip
×
Transfer Destination
Internal RAM
×
×
External Memory
×
Page 600 of 816

Related parts for UPD70F3735GK-GAK-AX