LFXP2-5E-5FTN256I Lattice, LFXP2-5E-5FTN256I Datasheet - Page 240

• Manufacturer Part Number: LFXP2-5E-5FTN256I
• Description: FPGA - Field Programmable Gate Array 5K LUTs 172 I/O Inst on DSP 1.2V -5 Spd
• Manufacturer: Lattice

Specifications of LFXP2-5E-5FTN256I

• Number Of Macrocells: 5000
• Number Of Programmable I/os: 172
• Data Ram Size: 169984
• Supply Voltage (max): 1.26 V
• Maximum Operating Temperature: + 100 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.14 V
• Package / Case: FTBGA-256
• Number Of Logic Elements/cells: *
• Number Of Labs/clbs: *
• Total Ram Bits: 169984
• Number Of I /o: 172
• Number Of Gates: -
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: *
• Operating Temperature: -40°C ~ 100°C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Lattice Semiconductor
Configuration Tab
The Configuration Tab lists all user-accessible attributes with default values set. Upon completion, click Generate
to generate source and constraint files. The user may choose to use the .lpc file to load parameters.
Figure 11-44. Configuration Tab for DDR_Generic
The user can change the Mode parameter to choose either Input, Output, Bidirection or Tristate DDR module. The
other configuration parameters will change according to the mode selected. The Delay parameter is only available
for Input and Bidirectional modes. Similarly the Multiplier for Fixed Delay parameter is only available when the
Delay parameter is configured to Fixed.
Table 11-12. User Parameters in the IPexpress GUI
DDR_MEM
Figure 11-45 shows the main window when DDR_MEM is selected. Similar to the DDR_Generic, the only entry
required here is the module name. Other entries are set to the project settings. The user may change these entries
Mode
Data Width
Gearing Ratio
Delay
Multiplier for Fixed Delay
Use Single Clk for 1x
1. Only 1x available when Mode is Bidirection or Tristate.
User Parameters
Mode selection for the DDR block.
Width of the data bus.
Gearing ratio selection.
Input delay configuration
Fixed delay setting. Available only when delay is
configured as fixed.
Allows for the selection of a single clock for the
gearing logic.
Description
11-36
LatticeXP2 High-Speed I/O Interface
Bidirectional, Tristate
Dynamic, Fixed,
Values/Range
Input, Output,
Fixed XGMII
1x, 2x
On/Off
1-64
0-15
1
Dynamic
Default
Input
Off
1x
8
0