LFXP2-5E-5FTN256I Lattice, LFXP2-5E-5FTN256I Datasheet - Page 332

FPGA - Field Programmable Gate Array 5K LUTs 172 I/O Inst on DSP 1.2V -5 Spd

LFXP2-5E-5FTN256I

Manufacturer Part Number
LFXP2-5E-5FTN256I
Description
FPGA - Field Programmable Gate Array 5K LUTs 172 I/O Inst on DSP 1.2V -5 Spd
Manufacturer
Lattice
Datasheet

Specifications of LFXP2-5E-5FTN256I

Number Of Macrocells
5000
Number Of Programmable I/os
172
Data Ram Size
169984
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FTBGA-256
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
169984
Number Of I /o
172
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
-40°C ~ 100°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
Lattice
Quantity:
135
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
LATTICE
Quantity:
23
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
Table 17-5. Procedure for Program a JEDEC File into the LatticeXP2 using ispVM (Continued)
Reference Material
LatticeXP2 Bitstream File Format
Table 17-6 shows the format of a LatticeXP2 bitstream. The bitstream consists of a comment field, a header, the
preamble, and the configuration setup, and data.
Note: The data in this table is intended for reference only.
Implement SPI Flash Programming on ispVM System
The LatticeECP2/3 and LatticeXP2 families of FPGA devices are designed to support a JTAG instruction,
PROGRAM_SPI, which when executed, will effectively connect the four SPI interface signals of SPI Flash devices
to four JTAG port signals.
Steps
4
5
6
7
Table 17-6. LatticeXP2 Bitstream File Forma
Comments
Header
Verify ID
Control Register 0
Reset Address
Write Increment
Data 0
Data 1
Data n-1
End
Usercode
SED CRC
Program Security
Program Done
NOOP
End
Browse for the JEDEC file.
Click OK to close the device selection menu.
Click GO to program the LatticeXP2 embedded Flash. For embedded programming, skip this step. Go to
step 7 to generate the VME file instead.
This is optional. For embedded programming, use the VME file generator to generate the VME file first then
run the VME file to program the LatticeXP2 embedded Flash device then port the ispVME driver onto the
embedded system.
Frame
. . .
1011110110110011
(Comment String)
1111...1111
1111...1111
1111...1111
1111...1111
Contents
. . .
Description
ASCII Comment (Argument) String and Terminator
16 Dummy bits
16-bit Standard Bitstream Preamble (0xBDB3)
64 bits of command and data
64 bits of command and data
32 bits of command and data
32 bits of command and data
Data, 16-bit CRC, and Stop bits
Data, 16-bit CRC, and Stop bits
. . .
Data, 16-bit CRC, and Stop bits
Terminator bits and 16-bit CRC
64 bits of command and data
64 bits of command and data
32 bits of command and data
32 bits of command and data, 16-bit CRC
64 bits of NOOP data
32-bit Terminator (all ones)
17-14
Description
LatticeXP2 Dual Boot Feature

Related parts for LFXP2-5E-5FTN256I