M52S128324A-7BG ELITE SEMICONDUCTOR, M52S128324A-7BG Datasheet - Page 25

• Manufacturer Part Number: M52S128324A-7BG
• Description: IC, SDRAM, 128MBIT, 143MHZ, FBGA-90
• Manufacturer: ELITE SEMICONDUCTOR

Specifications of M52S128324A-7BG

• Memory Type: DRAM - Sychronous
• Memory Configuration: 2M X 16
• Ic Interface Type: Parallel
• Memory Case Style: FBGA
• No. Of Pins: 90
• Operating Temperature Range: 0°C To +70°C
• Frequency: 133MHz
• Filter Terminals: SMD
• Rohs Compliant: Yes
• Page Size: 128MB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ESMT
10. Clock Suspend Exit & Power Down Exit
11. Auto Refresh & Self Refresh
*Note : 1. Active power down : one or more banks active state.
Elite Semiconductor Memory Technology Inc.
I n t e r n a l
C M D
C K E
C M D
C L K
C K E
C L K
C L K
C K E
C M D
2. Precharge power down : all banks precharge state.
3. The auto refresh is the same as CBR refresh of conventional DRAM.
4. Before executing auto/self refresh command, all banks must be idle state.
5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
6. During self refresh entry, refresh interval and refresh operation are performed internally.
C L K
No precharge commands are required after auto refresh command.
During t
After self refresh entry, self refresh mode is kept while CKE is low.
During self refresh entry, all inputs expect CKE will be don’t cared, and outputs will be in Hi-Z state.
For the time interval of t
Before/After self refresh mode, burst auto refresh (40% cycles) is recommended.
Before/After self refresh mode, burst auto refresh (4096 cycles) is recommended.
2 ) S e l f R e f r e s h
1 ) A u t o R e f r e s h & S e l f R e f r e s h
1 ) C l o c k S u s p e n d ( = A c t i v e P o w e r D o w n ) E x i t
* N o t e 1
RC
P R E
P R E
from auto refresh command, any other command can not be accepted.
* N o t e 4
* N o t e 4
t
t
R P
R P
* N o t e 8
RC
from self refresh exit command, any other command can not be accepted.
t
S S
A R
S R
R D
* N o t e 3
t
R C
I n t e r n a l
C K E
C M D
C L K
C L K
2 ) P o w e r D o w n ( = P r e c h a r g e P o w e r D o w n )
C M D
* N o t e 2
t
R C
* N o t e 5
C M D
N O P
Publication Date: Mar. 2008
Revision: 1.3
t
S S
A C T
M52S128324A
25/47