DS33R41 Maxim Integrated Products, DS33R41 Datasheet - Page 236

• Manufacturer Part Number: DS33R41
• Description: Network Controller & Processor ICs Inverse-Multiplexing Ethernet Mapper wit
• Manufacturer: Maxim Integrated Products

Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 7: Transmit Elastic Store Align (TESALGN). Setting this bit from a 0 to a 1 forces the transmit elastic store’s
write/read pointers to a minimum separation of half a frame. No action is taken if the pointer separation is already
greater or equal to half a frame. If pointer separation is less than half a frame, the command is executed and the
data is disrupted. It should be toggled after TSYSCLK has been applied and is stable. It must be cleared and set
again for a subsequent align. See Section
Bit 6: Transmit Elastic Store Reset (TESR). Setting this bit from a 0 to a 1 forces the read and write pointers into
opposite frames, maximizing the delay through the transmit elastic store. Transmit data is lost during the reset. It
should be toggled after TSYSCLK has been applied and is stable. See Section
this bit set HIGH.
Bit 5: Transmit Elastic Store Minimum-Delay Mode (TESMDM). See Section
Bit 4: Transmit Elastic Store Enable (TESE)
Bit 3: Receive Elastic Store Align (RESALGN). Setting this bit from a 0 to a 1 forces the receive elastic store’s
write/read pointers to a minimum separation of half a frame. No action is taken if the pointer separation is already
greater or equal to half a frame. If pointer separation is less than half a frame, the command is executed and the
data is disrupted. It should be toggled after RSYSCLK has been applied and is stable. Must be cleared and set
again for a subsequent align. See Section
Bit 2: Receive Elastic Store Reset (RESR). Setting this bit from a 0 to a 1 forces the read and write pointers into
opposite frames, maximizing the delay through the receive elastic store. It should be toggled after RSYSCLK has
been applied and is stable. See Section
Bit 1: Receive Elastic Store Minimum-Delay Mode (RESMDM). See Section
Bit 0: Receive Elastic Store Enable (RESE)
0 = elastic stores operate at full two-frame depth
1 = elastic stores operate at 32-bit depth
0 = elastic store is bypassed
1 = elastic store is enabled
0 = elastic stores operate at full two-frame depth
1 = elastic stores operate at 32-bit depth
0 = elastic store is bypassed
1 = elastic store is enabled
TESALGN
7
0
TR.ESCR
Elastic Store Control Register
4Fh
TESR
6
0
TESMDM
10.12.3
5
0
10.12.3
10.12.3
for details. Do not leave this bit set HIGH.
for details.
for details.
236 of 335
TESE
4
0
RESALGN
3
0
10.12.3
10.12.3.1
RESR
10.12.3.1
2
0
for details. Do not leave
for details.
for details.
RESMDM
1
0
RESE
0
0