DS33R41 Maxim Integrated Products, DS33R41 Datasheet - Page 64

no-image

DS33R41

Manufacturer Part Number
DS33R41
Description
Network Controller & Processor ICs Inverse-Multiplexing Ethernet Mapper wit
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS33R41
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS33R41+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS33R41+
Manufacturer:
Maxim
Quantity:
84
Part Number:
DS33R41+
Manufacturer:
Maxim Integrated
Quantity:
10 000
DS33R41 Inverse-Multiplexing Ethernet Mapper with Quad Integrated T1/E1/J1 Transceivers
9.16 X.86 Encoding and Decoding
X.86 protocol provides a method for encapsulating Ethernet Frame onto LAPS. LAPS provides an HDLC-type
framing structure for encapsulation of Ethernet frames, but does not inflict dynamic bandwidth expansion as HDLC
does. LAPS encapsulated frames can be used to send data onto a SONET/SDH network. The device expects a
byte synchronization signal to provide the byte boundary for the X.86 receiver. This is provided by the RSYNC pin.
The functional timing is shown in
Figure
14-7. The X.86 transmitter provides a byte boundary indicator with the
signal TSYNC. The functional timing is shown in
Figure
14-6. Note that in some cases, additional logic may be
required to meet RSYNC/TSYNC sychronization timing requirements when operating in X.86 mode.
Figure 9-13. LAPS Encoding of MAC Frames Concept
IEEE
802.3 MAC Frame
LAPS
Rate Adaption
SDH
64 of 335

Related parts for DS33R41