PI7C21P100BEVB Pericom Semiconductor, PI7C21P100BEVB Datasheet - Page 31

• Manufacturer Part Number: PI7C21P100BEVB
• Description: MCU, MPU & DSP Development Tools 3 Port PCI Bridge Eval Brd
• Manufacturer: Pericom Semiconductor

Specifications of PI7C21P100BEVB

• Lead Free Status / RoHS Status: Not Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Not Compliant

Table 4-4 DEVICE NUMBER TO IDSEL
PI7C21P100B performs a Type 1 to Type 0 translation when the Type 1 transaction
is generated on the primary interface and is intended for a device attached directly to the
secondary interface. PI7C21P100B must convert the configuration command to a Type 0
format so that the secondary bus device can respond to it. Type 1 to Type 0 translations are
performed only in the downstream direction.
PI7C21P100B responds to a Type 1 configuration transaction and translates it into a Type 0
transaction on the secondary interface when the following conditions are met during the
address phase:
When PI7C21P100B translates the Type 1 transaction to a Type 0 transaction on the
secondary interface, it performs the following translations to the address:
PI7C21P100B asserts a unique address line based on the device number. These address lines
may be used as secondary bus IDSEL signals. The mapping of the address lines depends on
the device number in the address bits P_AD[15:11] for Type 1 transactions. Table 4-4
presents the mapping that PI7C21P100B uses.
PI7C21P100B forwards Type 1 to Type 0 configuration read or write transactions as delayed
transactions in PCI mode or as split transactions in PCI-X mode.
The lowest two address bits on P_AD[1:0] are 01b.
The bus number in address field P_AD[23:16] is equal to the value in the secondary bus
number register in configuration space.
P_CBE[3:0]# is a configuration read or configuration write transaction.
Sets the lowest two address bits on S_AD[1:0] to 00.
Decodes the device number and drives the bit pattern specified in Table 4-4 on
S_AD[31:16] for the purpose of asserting the device’s IDSEL signal.
Sets S_AD[15:11] to 0 if the secondary bus is operating in conventional PCI mode
(device number is passed through unchanged in PCI-X mode)
Leaves unchanged the function number and register number fields.
Device Number
10h – 1Eh
1Fh
Ah
Bh
Ch
Dh
0h
1h
2h
3h
4h
5h
6h
7h
8h
9h
Eh
Fh
10000 – 11110
P_AD[15:11]
Page 31 of 79
00000
00001
00010
00011
00100
00101
00110
00111
01000
01001
01010
01011
01100
01101
01110
01111
11111
or, may convert to a special cycle transaction described
2-PORT PCI-X TO PCI-X BRIDGE
Secondary IDSEL S_AD[31:16]
November 2005 – Revision 1.02
0000 0000 0000 0001
0000 0000 0000 0010
0000 0000 0000 0100
0000 0000 0000 1000
0000 0000 0001 0000
0000 0000 0010 0000
0000 0000 0100 0000
0000 0000 1000 0000
0000 0001 0000 0000
0000 0010 0000 0000
0000 0100 0000 0000
0000 1000 0000 0000
0001 0000 0000 0000
0010 0000 0000 0000
0100 0000 0000 0000
1000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
in section 4.4.4
PI7C21P100B