82V2042EPF8 IDT, Integrated Device Technology Inc, 82V2042EPF8 Datasheet - Page 46
![](/photos/31/30/313074/80pin_tqfp_sml.jpg)
82V2042EPF8
Manufacturer Part Number
82V2042EPF8
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.82V2042EPF8.pdf
(83 pages)
Specifications of 82V2042EPF8
Screening Level
Industrial
Mounting
Surface Mount
Package Type
TQFP
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Not Compliant
4.3.4
Table-27 TCF0: Transmitter Configuration Register 0
Table-28 TCF1: Transmitter Configuration Register 1
PROGRAMMING INFORMATION
IDT82V2042E
1. In internal impedance matching mode, for E1/75 Ω cable impedance, the PULS[3:0] bits ( TCF1, 05H... ) should be set to ‘0000’. In external impedance matching
TCLK_SEL
DFM_OFF
T_MD[1:0]
PULS[3:0]
mode, for E1/75 Ω cable impedance, the PULS[3:0] bits should be set to ‘0001’.
Symbol
Symbol
TD_INV
T_OFF
THZ
TRANSMIT PATH CONTROL REGISTERS
-
-
(R/W, Address = 04H, 24H)
(R/W, Address = 05H, 25H)
7-6
3-0
Bit
5
4
7-5
0-1
Bit
2
4
3
Default
0000
00
0
1
Default
000
00
0
0
0
Reserved. This bit should be ‘0’ for normal operation.
Transmit driver failure monitor disable
= 0: DFM is enabled
= 1: DFM is disabled
Transmit line driver high impedance enable
= 0: Normal state
= 1: Transmit line driver high impedance enable (other transmit path still work normally).
These bits select the transmit template:
1000 - 1011
Reserved
Transmitter power down enable
= 0: Transmitter power up
= 1: Transmitter power down (line driver high impedance)
Transmit data invert
= 0: Data on TDn or TDPn/TDNn is active high
= 1: Data on TDn or TDPn/TDNn is active low
Transmit clock edge select
= 0: Data on TDPn/TDNn is sampled on the falling edge of TCLKn
= 1: Data on TDPn/TDNn is sampled on the rising edge of TCLKn
Transmitter operation mode control
T_MD[1:0] select different stages of the transmit data path
= 00: Enable HDB3/B8ZS encoder and waveform shaper blocks. Input on pin TDn is single rail NRZ data
= 01: Enable AMI encoder and waveform shaper blocks. Input on pin TDn is single rail NRZ data
= 1x: Encoder is bypassed, dual rail NRZ transmit data input on pin TDPn/TDNn
0000
0001
0010
0100
0101
0011
0110
0111
11xx
1
T1/E1/J1
DSX1
DSX1
DSX1
DSX1
DSX1
E1
E1
J1
DUAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
46
2.048 MHz
2.048 MHz
1.544 MHz
1.544 MHz
1.544 MHz
1.544 MHz
1.544 MHz
1.544 MHz
TCLK
User programmable waveform setting
Description
Description
Cable impedance
Reserved
120 Ω
100 Ω
100 Ω
100 Ω
100 Ω
100 Ω
110 Ω
75 Ω
Cable range
133-266 ft
266-399 ft
399-533 ft
533-655 ft
0-133 ft
0-655 ft
-
-
December 12, 2005
Allowable Cable
0.6-1.2 dB
1.2-1.8 dB
1.8-2.4 dB
2.4-3.0 dB
0-0.6 dB
0-3.0 dB
0-24 dB
0-24 dB
loss