NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 172
NH82801FBM S L89K
Manufacturer Part Number
NH82801FBM S L89K
Description
Manufacturer
Intel
Datasheet
1.NH82801FBM_S_L89K.pdf
(786 pages)
Specifications of NH82801FBM S L89K
Lead Free Status / RoHS Status
Compliant
- Current page: 172 of 786
- Download datasheet (5Mb)
Functional Description
5.14.11.7
5.14.12
172
Table 5-38. Intel
Clock Generators
Controlling Leakage and Power Consumption
During Low-Power States
To control leakage in the system, various signals tri-state or go low during some low-power states.
General principles:
Based on the above principles, the following measures are taken:
The clock generator is expected to provide the frequencies shown in
Clock Domain
ACZ_BIT_CLK
•
•
•
•
SATA_CLK
DMI_CLK
LAN_CLK
PCICLK
All signals going to powered down planes (either internally or externally) must be either
tri-stated or driven low.
Signals with pull-up resistors should not be low during low-power states. This is to avoid the
power consumed in the pull-up resistor.
Buses should be halted (and held) in a known state to avoid a floating input (perhaps to some
other device). Floating inputs can cause extra power consumption.
During S3 (STR), all signals attached to powered down planes are tri-stated or driven low.
CLK48
CLK14
®
ICH6 Clock Inputs
48.000 MHz
14.318 MHz
12.288 MHz
Frequency
Differential
Differential
100 MHz
100 MHz
33 MHz
50 MHz
0.8 to
Main Clock
Main Clock
Main Clock
Main Clock
Main Clock
Generator
Generator
Generator
Generator
Generator
Connect
Source
AC ’97
Codec
LAN
Used by SATA controller. Stopped in S3 ~ S5 based on
SLP_S3# assertion.
Used by DMI and PCI Express*. Stopped in S3 ~ S5 based on
SLP_S3# assertion.
Desktop: Free-running PCI Clock to ICH6. Stopped in S3 ~ S5
based on SLP_S3# assertion.
Mobile: Free-running (not affected by STP_PCI# PCI Clock to
ICH6. This is not the system PCI clock. This clock must keep
running in S0 while the system PCI clock may stop based on
CLKRUN# protocol. Stopped in S3 ~ S5 based on SLP_S3#
assertion.
Used by USB controllers and Intel High Definition Audio
controller. Stopped in S3 ~ S5 based on SLP_S3# assertion.
Used by ACPI timers. Stopped in S3 ~ S5 based on SLP_S3#
assertion.
AC-link. Control policy is determined by the clock source.
NOTE: Becomes clock output when Intel High Definition Audio
LAN Connect Interface. Control policy is determined by the
clock source.
Intel
®
is enabled.
I/O Controller Hub 6 (ICH6) Family Datasheet
Usage
Table
5-38.
Related parts for NH82801FBM S L89K
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet: