EP4CE40F29C8N Altera, EP4CE40F29C8N Datasheet - Page 353

no-image

EP4CE40F29C8N

Manufacturer Part Number
EP4CE40F29C8N
Description
IC CYCLONE IV FPGA 40K 780FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er

Specifications of EP4CE40F29C8N

Number Of Logic Elements/cells
39600
Number Of Labs/clbs
2475
Total Ram Bits
1134000
Number Of I /o
532
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4CE40F29C8N
Manufacturer:
ALTERA43
Quantity:
1 602
Part Number:
EP4CE40F29C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE40F29C8N
Manufacturer:
ALTERA
0
Part Number:
EP4CE40F29C8N
Manufacturer:
ALTERA
0
Part Number:
EP4CE40F29C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4CE40F29C8N
0
Company:
Part Number:
EP4CE40F29C8N
Quantity:
2 800
Part Number:
EP4CE40F29C8N ALTERA
Manufacturer:
ALTERA
0
Chapter 1: Cyclone IV Transceivers Architecture
Loopback
Loopback
Reverse Parallel Loopback
Figure 1–70. PIPE Reverse Parallel Loopback Path
Note to
(1) Grayed-Out Blocks are Not Active in this mode.
© December 2010 Altera Corporation
Fabric
FPGA
Figure 1–70
Transceiver
1
:
Cyclone IV GX devices provide three loopback options that allow you to verify the
operation of different functional blocks in the transceiver channel. The following
loopback modes are available:
In each loopback mode, all transmitter buffer and receiver buffer settings are available
if the buffers are active, unless stated otherwise.
The reverse parallel loopback option is only available for PIPE mode. In this mode,
the received serial data passes through the receiver CDR, deserializer, word aligner,
and rate match FIFO before looping back to the transmitter serializer and transmitted
out through the TX buffer, as shown in
to the FPGA fabric. This loopback mode is compliant with version 2.00 of the
Interface for the PCI Express Architecture
To enable the reverse parallel loopback mode, assert the tx_detectrxloopback
port in P0 power state.
PCIe
hard
IP
reverse parallel loopback (available only for PIPE mode)
serial loopback (available for all modes except PIPE mode)
reverse serial loopback (available for all modes except XAUI mode)
PIPE
IF
(Note 1)
Rx PCS
Match
Reverse parallel
FIFO
Rate
loopback path
Tx PCS
Figure
specification.
Aligner
1–70. The received data is also available
Word
Tx PMA
Serializer
Cyclone IV Device Handbook, Volume 2
Rx PMA
Deserial-
izer
CDR
PHY
1–73

Related parts for EP4CE40F29C8N