MC68SEC000AA16 Freescale Semiconductor, MC68SEC000AA16 Datasheet - Page 89

• Manufacturer Part Number: MC68SEC000AA16
• Description: IC MPU 32BIT 16MHZ 64-QFP
• Manufacturer: Freescale Semiconductor
• Series: M68000r

Specifications of MC68SEC000AA16

• Processor Type: M680x0 32-Bit
• Speed: 16MHz
• Voltage: 3.3V, 5V
• Mounting Type: Surface Mount
• Package / Case: 64-QFP
• Processor Series: M680xx
• Core: CPU32
• Maximum Clock Frequency: 16 MHz
• Operating Supply Voltage: 3.3 V, 5 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: 0 C
• Core Size: 32 Bit
• Cpu Speed: 16MHz
• Digital Ic Case Style: QFP
• No. Of Pins: 64
• Supply Voltage Range: 5V
• Operating Temperature Range: 0°C To +70°C
• Frequency Typ: 20MHz
• Filter Terminals: SMD
• Rohs Compliant: Yes
• Clock Frequency: 16MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

end of the interrupt service routine, the return-from-interrupt instruction is executed and the saved
registers are pulled from the stack in reverse order so that normal program execution can resume. Refer
to
5.5.2 Non-Maskable Interrupt Request (XIRQ)
Non-maskable interrupts are useful because they can always interrupt CPU operations. The most
common use for such an interrupt is for serious system problems, such as program runaway or power
failure. The XIRQ input is an updated version of the NMI (non-maskable interrupt) input of earlier MCUs.
Upon reset, both the X bit and I bit of the CCR are set to inhibit all maskable interrupts and XIRQ. After
minimum system initialization, software can clear the X bit by a TAP instruction, enabling XIRQ interrupts.
Thereafter, software cannot set the X bit. Thus, an XIRQ interrupt is a non-maskable interrupt. Because
the operation of the I-bit-related interrupt structure has no effect on the X bit, the internal XIRQ pin remains
unmasked. In the interrupt priority logic, the XIRQ interrupt has a higher priority than any source that is
maskable by the I bit. All I-bit-related interrupts operate normally with their own priority relationship.
When an I-bit-related interrupt occurs, the I bit is automatically set by hardware after stacking the CCR
byte. The X bit is not affected. When an X-bit-related interrupt occurs, both the X and I bits are
automatically set by hardware after stacking the CCR. A return-from-interrupt instruction restores the X
and I bits to their pre-interrupt request state.
5.5.3 Illegal Opcode Trap
Because not all possible opcodes or opcode sequences are defined, the MCU includes an illegal opcode
detection circuit, which generates an interrupt request. When an illegal opcode is detected and the
interrupt is recognized, the current value of the program counter is stacked. After interrupt service is
complete, reinitialize the stack pointer so repeated execution of illegal opcodes does not cause stack
underflow. Left uninitialized, the illegal opcode vector can point to a memory location that contains an
illegal opcode. This condition causes an infinite loop that causes stack underflow. The stack grows until
the system crashes.
The illegal opcode trap mechanism works for all unimplemented opcodes on all four opcode map pages.
The address stacked as the return address for the illegal opcode interrupt is the address of the first byte
of the illegal opcode. Otherwise, it would be almost impossible to determine whether the illegal opcode
had been one or two bytes. The stacked return address can be used as a pointer to the illegal opcode so
the illegal opcode service routine can evaluate the offending opcode.
Freescale Semiconductor
Chapter 4 Central Processor Unit
Table 5-5. Stacking Order on Entry to Interrupts
Memory Location
SP–1
SP–2
SP–3
SP–4
SP–5
SP–6
SP–7
SP–8
M68HC11E Family Data Sheet, Rev. 5.1
SP
(CPU).
CPU Registers
ACCA
ACCB
PCH
CCR
PCL
IYH
IXH
IYL
IXL
Interrupts
89