CX28229G-14 Mindspeed Technologies, CX28229G-14 Datasheet - Page 137
CX28229G-14
Manufacturer Part Number
CX28229G-14
Description
ATM IMA 800Mbps 1.8V/3.3V 256-Pin BGA
Manufacturer
Mindspeed Technologies
Datasheet
1.CX28229G-14.pdf
(271 pages)
Specifications of CX28229G-14
Package
256BGA
Utopia Type
Level 2
Typical Operating Supply Voltage
1.8|3.3 V
Minimum Operating Supply Voltage
1.71|3 V
Maximum Operating Supply Voltage
1.89|3.6 V
Maximum Output Rate
800 Mbps
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CX28229G-14
Manufacturer:
MNDSPEED
Quantity:
16
- Current page: 137 of 271
- Download datasheet (4Mb)
CX28224/5/9 Data Sheet
28229-DSH-001-D
Bit
7
6
5
4
3
2
1
0
Default
0
1
1
0
0
0
0
0
0x08—CGEN (Cell Generation Control Register)
DisHEC
EnTxCos
EnTxCellScr
ErrHEC
DSLSyncPol
EnTxDSSScr
EnRxDSSScr
The CGEN register controls the device’s cell generation functions.
Name
—
Mindspeed Technologies
When written to a logical 1, this bit disables internal generation of the HEC field.
When disabled, the HEC field from the UTOPIA interface remains unchanged in the
transmitted cell. When written to a logical 0, HEC is internally calculated and
inserted in the transmitted cell.
When written to a logical 1, this bit enables the Transmit HEC Coset. When written to
a logical 0, the HEC Coset is disabled.
When written to a logical 1, this bit enables the Transmit Cell Scrambler. When
written to a logical 0, the Transmit Cell Scrambler is disabled.
When written to a logical 1, this bit causes the ERRPAT register to be XORed with
the calculated HEC byte for one transmit cell. These bits are cleared automatically by
internal circuitry after the indicated error insertion has taken place. Clearing takes
precedence over a simultaneous write operation to this register.
This bit controls the polarity of the sync pulse in DSL mode. Set to 1 for active high
and to 0 for active low.
Reserved, write to a logical 0.
When written to a logical 1, this bit enables the Transmit DSS Scrambler. When
written to a logical 0, the Transmit DSS Scrambler is disabled.
When written to a logical 1, this bit enables the Receive DSS Scrambler. When
written to a logical 0, the Receive DSS Scrambler is disabled.
Description
™
Registers
7
-
37
Related parts for CX28229G-14
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Framer SDH ATM/POS/STM-1 SONET/STS-3 3.3V 272-Pin BGA
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
RS8234EBGC ATM XBR SAR
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
ATM SAR 155Mbps 3.3V ABR/CBR/GFR/UBR/VBR 388-Pin BGA
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
ATM IMA 8.192Mbps 1.8V/3.3V 484-Pin BGA
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
ATM SAR 622Mbps 3.3V ABR/CBR/GFR/UBR/VBR 456-Pin BGA
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
RS8234EBGD ATM XBR SAR, ROHS
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
3-PORT T3/E3/STS-1 LIU WITH/ DJAT IC (ROHS)
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
Framer SDH ATM/POS/STM-1 SONET/STS-3 3.3V 272-Pin BGA
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet: