AD9146 Analog Devices, AD9146 Datasheet - Page 19

• Manufacturer Part Number: AD9146
• Description: Dual, 16-Bit, 1230 MSPS, TxDAC+® Digital-to-Analog Converter
• Manufacturer: Analog Devices

Specifications of AD9146

• Resolution (bits): 16bit
• Dac Update Rate: 1.23GSPS
• Dac Settling Time: n/a
• Max Pos Supply (v): +3.47V
• Single-supply: No
• Dac Type: Current Out
• Dac Input Format: Byte,LVDS,Nibble

Data Sheet
Addr
(Hex)
0x1B
0x1C
0x1D
0x1E
0x1F
0x38
0x39
0x3A
0x3B
0x3C
0x3D
0x3E
0x3F
0x40
0x41
0x42
0x43
0x44
0x45
0x46
0x47
0x48
0x49
0x4A
0x67
0x68
0x69
0x6A
0x6B
0x6C
0x6D
0x6E
0x6F
0x70
0x71
0x72
0x73
0x7F
Register Name
Datapath
control
HB1 control
HB2 control
Datapath config
Chip ID
I phase adj LSB
I phase adj MSB
Q phase adj LSB
Q phase adj MSB
I DAC offset LSB
I DAC offset MSB
Q DAC offset LSB
Q DAC offset MSB
I DAC FS adjust
I DAC control
I aux DAC data
I aux DAC control
Q DAC FS adjust
Q DAC control
Q aux DAC data
Q aux DAC
control
Die temp range
control
Die temp LSB
Die temp MSB
SED control
Compare I0 LSBs
Compare I0 MSBs
Compare Q0 LSBs
Compare
Q0 MSBs
Compare I1 LSBs
Compare I1 MSBs
Compare Q1 LSBs
Compare Q1 MSBs
SED I LSBs
SED I MSBs
SED Q LSBs
SED Q MSBs
Revision
Bit 7
Bypass
premod
I DAC
sleep
I aux
DAC sign
Q DAC
sleep
Q aux
DAC sign
SED
compare
enable
This register must be changed from the default value for proper operation.
Bit 6
Bypass
sinc
I aux DAC
current
direction
Q aux DAC
current
direction
−1
FS Current[2:0]
Bit 5
1
I aux DAC
sleep
Q aux
DAC
sleep
Sample
error
detected
Rev. A | Page 19 of 56
Bit 4
Errors Detected Q
Compare Value Q
Compare Value Q
Errors Detected Q
Compare Value Q
Compare Value Q
Errors Detected I
Errors Detected I
Compare Value I
Compare Value I
Compare Value I
Compare Value I
Q DAC Offset[15:8]
I DAC Offset[15:8]
Q DAC FS Adj[7:0]
Q DAC Offset[7:0]
Q Phase Adj[7:0]
I DAC Offset[7:0]
I DAC FS Adj[7:0]
I Phase Adj[7:0]
Q Aux DAC[7:0]
Die Temp[15:8]
I Aux DAC[7:0]
Revision[3:0]
Die Temp[7:0]
Chip ID[7:0]
HB2[5:0]
Bit 3
Autoclear
enable
0MSB
1MSB
NMSB
0LSB
1LSB
NLSB
0MSB
1MSB
NMSB
0LSB
1LSB
NLSB
Reference Current[2:0]
Bit 2
Bypass
phase
comp and
dc offset
HB1[1:0]
Bit 1
Select
sideband
Compare
fail
Q DAC FS Adj[9:8]
I DAC FS Adj[9:8]
Q Phase Adj[9:8]
I Phase Adj[9:8]
Q Aux DAC[9:8]
I Aux DAC[9:8]
Bit 0
Send
I data to
Q data
Bypass
HB1
Bypass
HB2
1
Capacitor
value
Compare
pass
AD9146
Default
0xE4
0x00
0x00
0x00
0x08
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0xF9
0x01
0x00
0x00
0xF9
0x01
0x00
0x00
0x02
N/A
N/A
0x00
0xB6
0x7A
0x45
0xEA
0x16
0x1A
0xC6
0xAA
0x00
0x00
0x00
0x00
N/A