AD9146 Analog Devices, AD9146 Datasheet - Page 6

no-image

AD9146

Manufacturer Part Number
AD9146
Description
Dual, 16-Bit, 1230 MSPS, TxDAC+® Digital-to-Analog Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD9146

Resolution (bits)
16bit
Dac Update Rate
1.23GSPS
Dac Settling Time
n/a
Max Pos Supply (v)
+3.47V
Single-supply
No
Dac Type
Current Out
Dac Input Format
Byte,LVDS,Nibble

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9146BCPZ
Manufacturer:
NSC
Quantity:
95
Part Number:
AD9146BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9146
DIGITAL SPECIFICATIONS
T
Table 2.
Parameter
CMOS INPUT LOGIC LEVEL
CMOS OUTPUT LOGIC LEVEL
LVDS RECEIVER INPUTS
DAC CLOCK INPUT (DACCLKP, DACCLKN)
REFCLK INPUT (REFCLKP, REFCLKN)
SERIAL PORT INTERFACE
1
DIGITAL INPUT DATA TIMING SPECIFICATIONS
Table 3.
Parameter
LATENCY (DACCLK CYCLES)
LVDS receiver is compliant with the IEEE 1596 reduced range link, unless otherwise noted.
MIN
Input V
Input V
Output V
Output V
Input Voltage Range, V
Input Differential Threshold, V
Input Differential Hysteresis, V
Receiver Differential Input Impedance, R
LVDS Input Rate
Differential Peak-to-Peak Voltage
Common-Mode Voltage
Maximum Clock Rate
Differential Peak-to-Peak Voltage
Common-Mode Voltage
REFCLK Frequency
Maximum Clock Rate (SCLK)
Minimum Pulse Width High (t
Minimum Pulse Width Low (t
Setup Time, SDIO to SCLK (t
Hold Time, SDIO to SCLK (t
Data Valid, SDIO to SCLK (t
Setup Time, CS to SCLK (t
1× Interpolation (With or Without Modulation)
2× Interpolation (With or Without Modulation)
4× Interpolation (With or Without Modulation)
Inverse Sinc
PLL Mode
SYNC Mode
to T
MAX
IN
IN
Logic High
Logic Low
OUT
OUT
, AVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V, I
Logic High
Logic Low
1
IA
or V
DCSB
DV
DH
DS
)
)
IB
)
PWL
)
PWH
IDTH
IDTHH
)
)
to V
IDTHL
IN
Test Conditions/Comments
Applies to data, DCI, and FRAME inputs
See Table 5
Self-biased input, ac-coupled
1 GHz ≤ f
See the Multichip Synchronization
section for conditions
Value
64
135
292
20
VCO
Rev. A | Page 6 of 56
≤ 2.1 GHz
FS
= 20 mA, maximum sample rate, unless otherwise noted.
Unit
Cycles
Cycles
Cycles
Cycles
Min
1.2
1.4
825
−100
80
100
1200
100
15.625
0
40
0.844
2.904
2.09
Typ
20
500
1.25
500
1.25
2.38
Max
0.6
0.4
1575
+100
120
2000
2000
525
525
12.5
12.5
Data Sheet
Unit
V
V
V
V
mV
mV
mV
Ω
mV
V
MHz
mV
V
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns

Related parts for AD9146