ST72361AR9-Auto STMicroelectronics, ST72361AR9-Auto Datasheet - Page 208

• Manufacturer Part Number: ST72361AR9-Auto
• Description: 8-bit MCU for automotive with K Flash, 10-bit ADC, 5 Timers, SPI, 2x LINSCI
• Manufacturer: STMicroelectronics

Specifications of ST72361AR9-Auto

• Hdflash Endurance: 100 cycles, data retention 20 years at 55 °C
• 5 Power Saving Modes: halt, auto wake up from halt, active halt, wait and slow

LINSCI serial communication interface (LIN master only)
16.8.3
Note:
Note:
208/279
Control register 2 (SCICR2)
Read/ write
Reset value: 0000 0000 (00h)
Bit 7 = TIE Transmitter interrupt enable.
This bit is set and cleared by software.
Bit 6 = TCIE Transmission complete interrupt enable
This bit is set and cleared by software.
Bit 5 = RIE Receiver interrupt enable.
This bit is set and cleared by software.
Bit 4 = ILIE Idle line interrupt enable.
This bit is set and cleared by software.
Bit 3 = TE Transmitter enable.
This bit enables the transmitter. It is set and cleared by software.
During transmission, a “0” pulse on the TE bit (“0” followed by “1”) sends a preamble (idle
line) after the current word.
When TE is set there is a 1 bit-time delay before the transmission starts.
Bit 2 = RE Receiver enable.
This bit enables the receiver. It is set and cleared by software.
Bit 1 = RWU Receiver wake-up.
This bit determines if the SCI is in mute mode or not. It is set and cleared by software and
can be cleared by hardware when a wake-up sequence is recognized.
Before selecting Mute mode (by setting the RWU bit) the SCI must first receive a data byte,
otherwise it cannot function in Mute mode with wakeup by Idle line detection.
In Address Mark Detection Wake-Up configuration (WAKE bit = 1) the RWU bit cannot be
modified by software while the RDRF bit is set.
TIE
0: interrupt is inhibited
1: an SCI interrupt is generated whenever TDRE = 1 in the SCISR register
0: interrupt is inhibited
1: an SCI interrupt is generated whenever TC = 1 in the SCISR register
0: interrupt is inhibited
1: an SCI interrupt is generated whenever OR = 1 or RDRF = 1 in the SCISR register
0: interrupt is inhibited
1: an SCI interrupt is generated whenever IDLE = 1 in the SCISR register.
0: transmitter is disabled
1: transmitter is enabled
0: receiver is disabled
1: receiver is enabled and begins searching for a start bit
0: receiver in active mode
1: receiver in mute mode
7
TCIE
RIE
Doc ID 12468 Rev 3
ILIE
TE
RE
RWU
ST72361xx-Auto
SBK
0