XC3S100E Xilinx Corp., XC3S100E Datasheet - Page 148

no-image

XC3S100E

Manufacturer Part Number
XC3S100E
Description
Spartan-3e Fpga Family Complete Data Sheet
Manufacturer
Xilinx Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S100E
Manufacturer:
XILINX
0
Part Number:
XC3S100E-4CP132C
Manufacturer:
XILINX
0
Part Number:
XC3S100E-4CP132I
Manufacturer:
XILINX
0
Part Number:
XC3S100E-4CPG132C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S100E-4CPG132C
Manufacturer:
XILINX
0
Part Number:
XC3S100E-4CPG132C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S100E-4CPG132C
0
Part Number:
XC3S100E-4TQ144C
Manufacturer:
XILINX
Quantity:
57
Part Number:
XC3S100E-4TQ144I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S100E-4TQG144C
Manufacturer:
XILINX
Quantity:
308
DC and Switching Characteristics
Digital Frequency Synthesizer (DFS)
Table 105: Recommended Operating Conditions for the DFS
Table 106: Switching Characteristics for the DFS
148
Notes:
1.
2.
3.
Output Frequency Ranges
CLKOUT_FREQ_FX_LF
CLKOUT_FREQ_FX_HF
CLKOUT_FREQ_FX
Output Clock Jitter
CLKOUT_PER_JITT_FX
CLKOUT_PER_JITT_FX_35
(T
Duty Cycle
CLKOUT_DUTY_CYCLE_FX
Phase Alignment
CLKOUT_PHASE_FX
CLKOUT_PHASE_FX180
Input Frequency Ranges
F
Input Clock Jitter Tolerance
CLKIN_CYC_JITT_FX_LF
CLKIN_CYC_JITT_FX_HF
CLKIN_PER_JITT_FX
CLKIN
J35
DFS specifications apply when either of the DFS outputs (CLKFX or CLKFX180) are used.
If both DFS and DLL outputs are used on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in
CLKIN input jitter beyond these limits may cause the DCM to lose lock.
)
Symbol
(4,5)
CLKIN_FREQ_FX
Symbol
(5)
(2,3)
(2)
Frequency for the CLKFX and
CLKFX180 outputs, low frequencies
Frequency for the CLKFX and
CLKFX180 outputs, high frequencies
Frequency for the CLKFX and
CLKFX180 outputs
Period jitter at the CLKFX and CLKFX180 outputs
Period jitter at the CLKFX and CLKFX180 outputs when
CLKFX_MULTIPLY=7, CLKFX_DIVIDE=2
Duty cycle precision for the CLKFX and CLKFX180
outputs, including the BUFGMUX and clock tree
duty-cycle distortion
Phase offset between the DFS CLKFX output and the
DLL CLK0 output when both the DFS and DLL are used
Phase offset between the DFS CLKFX180 output and
the DLL CLK0 output when both the DFS and DLL are
used
(3)
Frequency for the CLKIN input
Cycle-to-cycle jitter at the
CLKIN input, based on CLKFX
output frequency
Period jitter at the CLKIN input
Description
Description
www.xilinx.com
Stepping 0
Stepping 0
Stepping 1
F
F
CLKFX
CLKFX
< 150 MHz
> 150 MHz
All in FG or CP
XC3S1600E
XC3S1200E
XC3S100E
XC3S250E
XC3S500E
packages
Device
All
All
All
All
All
0.200
Min
-
-
-
-5
Min
220
5
5
-
-
-
±300
±150
Max
Speed Grade
333
±1
-5
See Note 4 below
±[2% of
±[1% of
±[1% of
CLKFX
CLKFX
CLKFX
period
+ 400]
period
+ 400]
period
+ 300]
±200
Speed Grade
Max
326
307
333
DS312-3 (v3.6) May 29, 2007
90
0.200
Min
-
-
-
Product Specification
Min
220
5
5
-
-
-
-4
Table
-4
±300
±150
Max
333
±[2% of
±[1% of
±[1% of
CLKFX
CLKFX
CLKFX
±1
period
+ 400]
period
+ 400]
period
+ 300]
±200
Max
307
307
311
90
103.
Units
MHz
Units
MHz
MHz
MHz
MHz
ps
ps
ns
ps
ps
ps
ps
ps
R

Related parts for XC3S100E