upd78f0103hmca1-5a4-a Renesas Electronics Corporation., upd78f0103hmca1-5a4-a Datasheet - Page 89

no-image

upd78f0103hmca1-5a4-a

Manufacturer Part Number
upd78f0103hmca1-5a4-a
Description
8-bit Single-chip Microcontrollers
Manufacturer
Renesas Electronics Corporation.
Datasheet
(6) Oscillation stabilization time select register (OSTS)
This register is used to select the oscillation stabilization wait time of the high-speed system clock when STOP
mode is released.
The wait time set by OSTS is valid only after STOP mode is released with the high-speed system clock selected
as the CPU clock. After STOP mode is released with the internal oscillation clock selected as the CPU clock, the
oscillation stabilization time must be confirmed by OSTC.
OSTS can be set by an 8-bit memory manipulation instruction.
RESET input sets OSTS to 05H.
Address: FFA4H
Symbol
OSTS
Cautions 1. To set the STOP mode when the high-speed system clock is used as the CPU
Remark f
Figure 5-7. Format of Oscillation Stabilization Time Select Register (OSTS)
OSTS2
7
0
0
0
0
1
1
After reset: 05H
Other than above
2. Execute the OSTS setting after confirming that the oscillation stabilization time
3. If the STOP mode is entered and then released while the internal oscillation
4. The wait time when STOP mode is released does not include the time after STOP
XP
: High-speed system clock oscillation frequency
clock, set OSTS before executing a STOP instruction.
has elapsed as expected in OSTC.
clock is being used as the CPU clock, set the oscillation stabilization time as
follows.
The oscillation stabilization time counter counts up to the oscillation
stabilization time set by OSTS. Note, therefore, that only the status up to the
oscillation stabilization time set by OSTS is set to OSTC after STOP mode is
released.
mode release until clock oscillation starts (“a” below) regardless of whether
STOP mode is released by RESET input or interrupt generation.
OSTS1
6
0
0
1
1
0
0
• Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time
X1 pin voltage
waveform
set by OSTS
R/W
CHAPTER 5 CLOCK GENERATOR
OSTS0
User’s Manual U16846EJ3V0UD
5
0
1
0
1
0
1
STOP mode release
2
2
2
2
2
Setting prohibited
11
13
14
15
16
/f
/f
/f
/f
/f
XP
XP
XP
XP
XP
4
0
a
Oscillation stabilization time selection
3
0
204.8
819.2
1.64 ms
3.27 ms
6.55 ms
f
XP
µ
µ
OSTS2
= 10 MHz
s
s
2
OSTS1
128
512
1.02 ms
2.04 ms
4.09 ms
1
f
XP
µ
µ
s
s
= 16 MHz
OSTS0
0
89

Related parts for upd78f0103hmca1-5a4-a