mt48h16m32lfcm-75-it Micron Semiconductor Products, mt48h16m32lfcm-75-it Datasheet - Page 57
mt48h16m32lfcm-75-it
Manufacturer Part Number
mt48h16m32lfcm-75-it
Description
512mb 32 Meg X 16, 16 Meg X 32 Mobile Sdram Features
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT48H16M32LFCM-75-IT.pdf
(75 pages)
- Current page: 57 of 75
- Download datasheet (2Mb)
Figure 35:
Burst Read/Single Write
PRECHARGE
Auto Precharge
PDF: 09005aef82ea3742/Source: 09005aef82ea3752
sdr_mobile_sdram_cmd_op_timing_dia_fr4.08__4.fm - Rev. B 4/08 EN
Command
BA0, BA1
Address
DQM
CKE
CLK
A10
DQ
t CMS
t CKS
t AS
t AS
t AS
ACTIVE
WRITE – DQM Operation
T0
Row
Row
Bank
t CKH
t CMH
t AH
t AH
t AH
Notes:
t RCD
t CK
1. For this example, BL = 4.
The burst read/single write mode is entered by programming the write burst mode bit
(M9) in the mode register to a logic 1. In this mode, all WRITE commands result in the
access of a single column location (burst of one), regardless of the programmed BL.
READ commands access columns according to the programmed BL and sequence, just
as in the normal mode of operation (M9 = 0).
The PRECHARGE command (see Figure 12 on page 29) is used to deactivate the open
row in a particular bank or the open row in all banks. The bank(s) will be available for a
subsequent row access some specified time (
issued. Input A10 determines whether one or all banks are to be precharged, and in the
case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all
banks are to be precharged, inputs BA0, BA1 are treated as “Don’t Care.” After a bank has
been precharged, it is in the idle state and must be activated prior to any READ or WRITE
commands being issued to that bank.
Auto precharge is a feature that performs the same individual-bank PRECHARGE func-
tion described above, without requiring an explicit command. This is accomplished by
using A10 to enable auto precharge in conjunction with a specific READ or WRITE
command. A precharge of the bank/row that is addressed with the READ or WRITE
T1
NOP
Disable auto precharge
Enable auto precharge
t CMS
t CL
t DS
Column m
WRITE
T2
Bank
D
IN
t CMH
t DH
t CH
m
T3
NOP
57
t DS
D
T4
NOP
IN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
m + 2
t DH
t
RP) after the PRECHARGE command is
t DS
D
T5
IN
NOP
m + 3
t DH
©2007 Micron Technology, Inc. All rights reserved.
SDR Mobile SDRAM
NOP
T6
Operations
NOP
T7
Don’t Care
Related parts for mt48h16m32lfcm-75-it
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
VFBGA 63/I°//MICRON NAND FLASH 1Gb Mass Storage
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
SYNCHRONOUS DRAM
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Q-FLASHTM MEMORY
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
4Meg x 4, 3,3V FPM DRAM
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
4Meg x 4, 3,3V FPM DRAM
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
4Meg x 4 banks, EDO DRAM, 3.3V, standard refresh, 50ns
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
4Meg x 4 banks, EDO DRAM, 3.3V, standard refresh, 50ns
Manufacturer:
Micron Semiconductor Products
Datasheet:
Part Number:
Description:
4Meg x 4 banks, EDO DRAM, 3.3V, standard refresh, 60ns
Manufacturer:
Micron Semiconductor Products
Datasheet: