MC68HC908AB32 MOTOROLA [Motorola, Inc], MC68HC908AB32 Datasheet - Page 284

no-image

MC68HC908AB32

Manufacturer Part Number
MC68HC908AB32
Description
HCMOS Microcontroller Unit
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908AB32CFU
Manufacturer:
MOTOROLA
Quantity:
1 372
Part Number:
MC68HC908AB32CFU
Manufacturer:
MC
Quantity:
852
Part Number:
MC68HC908AB32CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908AB32CFU
Manufacturer:
MOT
Quantity:
39
Part Number:
MC68HC908AB32CFU
Manufacturer:
FRE/MOT
Quantity:
20 000
Part Number:
MC68HC908AB32CFUE
Manufacturer:
ATMEL
Quantity:
1 001
Part Number:
MC68HC908AB32CFUE
Manufacturer:
FREE
Quantity:
6
Part Number:
MC68HC908AB32MPB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Serial Peripheral Interface Module (SPI)
16.5.2 Slave Mode
Technical Data
284
The SPR1 and SPR0 bits control the baud rate generator and determine
the speed of the shift register. (See
Register.) Through the SPSCK pin, the baud rate generator of the
master also controls the shift register of the slave peripheral.
As the byte shifts out on the MOSI pin of the master, another byte shifts
in from the slave on the master’s MISO pin. The transmission ends when
the receiver full bit, SPRF, becomes set. At the same time that SPRF
becomes set, the byte from the slave transfers to the receive data
register. In normal operation, SPRF signals the end of a transmission.
Software clears SPRF by reading the SPI status and control register with
SPRF set and then reading the SPI data register. Writing to the SPI data
register clears the SPTE bit.
The SPI operates in slave mode when the SPMSTR bit is clear. In slave
mode, the SPSCK pin is the input for the serial clock from the master
MCU. Before a data transmission occurs, the SS pin of the slave SPI
must be at logic 0. SS must remain low until the transmission is
complete. (See
In a slave SPI module, data enters the shift register under the control of
the serial clock from the master SPI module. After a byte enters the shift
register of a slave SPI, it transfers to the receive data register, and the
SPRF bit is set. To prevent an overflow condition, slave software then
must read the receive data register before another full byte enters the
shift register.
The maximum frequency of the SPSCK for an SPI configured as a slave
is the bus clock speed (which is twice as fast as the fastest master
SPSCK clock that can be generated). The frequency of the SPSCK for
an SPI configured as a slave does not have to correspond to any SPI
baud rate. The baud rate only controls the speed of the SPSCK
generated by an SPI configured as a master. Therefore, the frequency
of the SPSCK for an SPI configured as a slave can be any frequency
less than or equal to the bus speed.
Freescale Semiconductor, Inc.
For More Information On This Product,
Serial Peripheral Interface Module (SPI)
Go to: www.freescale.com
16.8.2 Mode Fault
Error.)
16.14.2 SPI Status and Control
MC68HC908AB32
MOTOROLA
Rev. 1.0

Related parts for MC68HC908AB32