AGL015 MICROSEMI [Microsemi Corporation], AGL015 Datasheet - Page 132

no-image

AGL015

Manufacturer Part Number
AGL015
Description
IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
Manufacturer
MICROSEMI [Microsemi Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AGL015V5-QNG68I
Manufacturer:
Actel
Quantity:
135
IGLOO DC and Switching Characteristics
Table 2-190 • IGLOO CCC/PLL Specification
Note:
Figure 2-30 • Peak-to-Peak Jitter Definition
2- 11 6
Parameter
Clock Conditioning Circuitry Input Frequency f
Clock Conditioning Circuitry Output Frequency f
Delay Increments in Programmable Delay Blocks
Number of Programmable Values in Each Programmable Delay Block
Serial Clock (SCLK) for Dynamic PLL
Input Cycle-to-Cycle Jitter (peak magnitude)
Acquisition Time
Tracking Jitter
Output Duty Cycle
Delay Range in Block: Programmable Delay 1
Delay Range in Block: Programmable Delay 2
Delay Range in Block: Fixed Delay
CCC Output Peak-to-Peak Period Jitter F
Notes:
1. This delay is a function of voltage and temperature. See
2. T
3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay
4. Maximum value obtained for a Std. speed grade device in Worst-Case Commercial Conditions. For specific junction
5. The AGL030 device does not support a PLL.
6. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock
7. Measurements done with LVTTL 3.3 V 8 mA I/O drive strength and high slew rate. VCC/VCCPLL = 1.14 V, VQ/PQ/TQ
8. Switching I/Os are placed outside of the PLL bank.
increments are available. Refer to SmartGen online help for more information.
temperature and voltage supply levels, refer to
edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter
parameter.
type of packages, 20 pF load.
0.75 MHz to 50 MHz
50 MHz to 160 MHz
J
= 25°C, V
Peak-to-peak jitter measurements are defined by T
Output Signal
For IGLOO V2 Devices, 1.2 V DC Core Supply Voltage
6
CC
= 1.2 V
1, 2, 5
4,5
CCC_OUT
1,2
IN_CCC
1,2
OUT_CCC
Table 2-6 on page 2-7
1, 2
T
period_max
LockControl = 0
LockControl = 1
LockControl = 0
LockControl = 1
peak-to-peak
R ev isio n 1 9
Table 2-6 on page 2-7
= T
for derating values.
period_max
T
period_min
SSO ≥ 4
1.20%
5.00%
0.863
Maximum Peak-to-Peak Jitter Data
Min.
0.75
48.5
2.3
1.5
and
– T
Table 2-7 on page 2-7
period_min
SSO ≥ 8
2.00%
7.00%
580
Typ.
5.7
3
.
SSO ≥ 16
15.00%
3.00%
20.86
20.86
Max.
0.25
160
160
300
51.5
6.0
60
32
4
3
for deratings.
Units
MHz
MHz
ms
7,8
ps
ns
ns
µs
ns
ns
ns
ns
ns
%

Related parts for AGL015