AGL015 MICROSEMI [Microsemi Corporation], AGL015 Datasheet - Page 14

no-image

AGL015

Manufacturer Part Number
AGL015
Description
IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
Manufacturer
MICROSEMI [Microsemi Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AGL015V5-QNG68I
Manufacturer:
Actel
Quantity:
135
IGLOO Device Family Overview
1- 8
Each I/O module contains several input, output, and enable registers. These registers allow the
implementation of the following:
IGLOO banks for the AGL250 device and above support LVPECL, LVDS, B-LVDS, and M-LVDS. B-LVDS
and M-LVDS can support up to 20 loads.
Hot-swap (also called hot-plug, or hot-insertion) is the operation of hot-insertion or hot-removal of a card
in a powered-up system.
Cold-sparing (also called cold-swap) refers to the ability of a device to leave system data undisturbed
when the system is powered up, while the component itself is powered down, or when power supplies
are floating.
Wide Range I/O Support
IGLOO devices support JEDEC-defined wide range I/O operation. IGLOO devices support both the
JESD8-B specification, covering 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to
3.6 V, and JESD8-12 with its 1.2 V nominal, supporting an effective operating range of 1.14 V to 1.575 V.
Wider I/O range means designers can eliminate power supplies or power conditioning components from
the board or move to less costly components with greater tolerances. Wide range eases I/O bank
management and provides enhanced protection from system voltage spikes, while providing the flexibility
to easily run custom voltage applications.
Specifying I/O States During Programming
You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for
PDB files generated from Designer v8.5 or greater. See the
Note:
1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during
2. From the FlashPro GUI, click PDB Configuration. A FlashPoint – Programming File Generator
3. Click the Specify I/O States During Programming button to display the Specify I/O States During
4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header.
5. Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings
Single-Data-Rate applications
Double-Data-Rate applications—DDR LVDS, B-LVDS, and M-LVDS I/Os for point-to-point
communications
programming.
window appears.
Programming dialog box.
Select the I/Os you wish to modify
for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state
settings:
1 – I/O is set to drive out logic High
0 – I/O is set to drive out logic Low
Last Known State – I/O is set to the last value that was driven out prior to entering the
programming mode, and then held at that value during programming
Z -Tri-State: I/O is tristated
PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have
limited display of Pin Numbers only.
(Figure 1-5 on page
R ev isio n 1 9
FlashPro User’s Guide
1-9).
for more information.

Related parts for AGL015