DS2153QN-A7/T&R Maxim Integrated, DS2153QN-A7/T&R Datasheet - Page 10

• Manufacturer Part Number: DS2153QN-A7/T&R
• Description: Network Controller & Processor ICs
• Manufacturer: Maxim Integrated

Specifications of DS2153QN-A7/T&R

• Product: Framer
• Number Of Transceivers: 1
• Supply Current (max): 65 mA
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: PLCC-44
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 5 V
• Supply Voltage - Max: 5.25 V
• Supply Voltage - Min: 4.8 V
• Part # Aliases: 90-2153Q-NT7

4 CONTROL AND TEST REGISTERS
The operation of the DS2153Q is configured via a set of seven registers. Typically, the control registers
are only accessed when the system is first powered up. Once the DS2153Q has been initialized, the
control registers only need to be accessed when there is a change in the system configuration. There are
two Receive Control Registers (RCR1 and RCR2), two Transmit Control Registers (TCR1 and TCR2),
and three Common Control Registers (CCR1, CCR2, and CCR3). Each of the seven registers is described
in this section. The LICR is described in Section 13.
The Test Registers at addresses 15 and 19 hex are used by the factory in testing the DS2153Q. On power-
up, the Test Registers should be set to 00 hex in order for the DS2153Q to operate properly.
RCR1: RECEIVE CONTROL REGISTER 1 (Address = 10B Hex)
(MSB)
RSMF
SYMBOL
RESYNC
SYNCE
RSMF
RSIO
RSM
FRC
—
—
RSM
POSITION
RCR1.7
RCR1.6
RCR1.5
RCR1.4
RCR1.3
RCR1.2
RCR1.1
RCR1.0
RSIO
NAME AND DESCRIPTION
RSYNC Multiframe Function. Only used if the RSYNC pin is
programmed in the multiframe mode (RCR1.6 = 1).
0 = RSYNC outputs CAS multiframe boundaries
1 = RSYNC outputs CRC4 multiframe boundaries
RSYNC Mode Select.
0 = frame mode (see the timing in Section 14)
1 = multiframe mode (see the timing in Section 14)
RSYNC I/O Select.
0 = RSYNC is an output (depends on RCR1.6)
1 = RSYNC is an input (only valid if elastic store enabled) (Note:
this bit must be set to 0 when RCR2.1 = 0)
Not Assigned. Should be set to 0 when written.
Not Assigned. Should be set to 0 when written.
Frame Resync Criteria.
0 = resync if FAS received in error 3 consecutive times
1 = resync if FAS or bit 2 of non-FAS is received in error 3
consecutive times
Sync Enable.
0 = auto resync enabled
1 = auto resync disabled
Resync. When toggled from low to high, a resync is initiated. Must
be cleared and set again for a subsequent resync.
—
10 of 60
—
FRC
SYNCE
RESYNC
(LSB)