STM8S103F3P6

Manufacturer Part NumberSTM8S103F3P6
DescriptionMCU 8BIT 8KB FLASH 20-TSSOP
ManufacturerSTMicroelectronics
SeriesSTM8S
STM8S103F3P6 datasheet
 


Specifications of STM8S103F3P6

Core ProcessorSTM8Core Size8-Bit
Speed16MHzConnectivityI²C, IrDA, LIN, SPI, UART/USART
PeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber Of I /o16
Program Memory Size8KB (8K x 8)Program Memory TypeFLASH
Eeprom Size640 x 8Ram Size1K x 8
Voltage - Supply (vcc/vdd)2.95 V ~ 5.5 VData ConvertersA/D 5x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case20-TSSOPProcessor SeriesSTM8S10x
CoreSTM8Data Bus Width8 bit
Data Ram Size1 KBInterface TypeI2C, SPI, UART
Maximum Clock Frequency16 MHzNumber Of Programmable I/os16
Number Of Timers7Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT3rd Party Development ToolsEWSTM8
Development Tools By SupplierSTM8/128-MCKIT, STM8S-DISCOVERY, ST-LINK, STICE-SYS001, STX-RLINKMinimum Operating Temperature- 40 C
On-chip Adc10 bit, 5 ChannelFeatured ProductSTM32 Cortex-M3 Companion Products
For Use With497-10593 - KIT STARTER FOR STM8S207/8 SERLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
Page 40/113

Download datasheet (2Mb)Embed
PrevNext
Interrupt vector mapping
7
Interrupt vector mapping
IRQ
Source
Description
no.
block
RESET
Reset
TRAP
Software interrupt
0
TLI
External top level interrupt
1
AWU
Auto wake up from halt
2
CLK
Clock controller
3
EXTI0
Port A external interrupts
4
EXTI1
Port B external interrupts
5
EXTI2
Port C external interrupts
6
EXTI3
Port D external interrupts
7
EXTI4
Port E external interrupts
8
Reserved
9
Reserved
10
SPI
End of transfer
11
TIM1 update/ overflow/ underflow/
TIM1
trigger/ break
12
TIM1
TIM1 capture/ compare
13
TIM2
TIM2 update/ overflow
14
TIM2
TIM2 capture/ compare
15
Reserved
16
Reserved
17
UART1
Tx complete
18
UART1
Receive register DATA FULL
2
2
19
I
C
I
C interrupt
20
Reserved
21
Reserved
22
ADC1 end of conversion/ analog
ADC1
watchdog interrupt
40/113
STM8S103K3 STM8S103F3 STM8S103F2
Table 10: Interrupt mapping
Wakeup from
halt mode
Yes
-
-
-
-
(1)
Yes
Yes
Yes
Yes
Yes
-
-
Yes
-
-
-
-
-
-
-
-
Yes
-
-
-
DocID15441 Rev 6
Wakeup from
Vector address
active-halt mode
Yes
0x00 8000
-
0x00 8004
-
0x00 8008
Yes
0x00 800C
-
0x00 8010
(1)
Yes
0x00 8014
Yes
0x00 8018
Yes
0x00 801C
Yes
0x00 8020
Yes
0x00 8024
-
0x00 8028
-
0x00 802C
Yes
0x00 8030
-
0x00 8034
-
0x00 8038
-
0x00 803C
-
0x00 8040
-
0x00 8044
-
0x00 8048
-
0x00 804C
-
0x00 8050
Yes
0x00 8054
-
0x00 8058
-
0x00 805C
-
0x00 8060