STM8S103F3P6

Manufacturer Part NumberSTM8S103F3P6
DescriptionMCU 8BIT 8KB FLASH 20-TSSOP
ManufacturerSTMicroelectronics
SeriesSTM8S
STM8S103F3P6 datasheet
 


Specifications of STM8S103F3P6

Core ProcessorSTM8Core Size8-Bit
Speed16MHzConnectivityI²C, IrDA, LIN, SPI, UART/USART
PeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber Of I /o16
Program Memory Size8KB (8K x 8)Program Memory TypeFLASH
Eeprom Size640 x 8Ram Size1K x 8
Voltage - Supply (vcc/vdd)2.95 V ~ 5.5 VData ConvertersA/D 5x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case20-TSSOPProcessor SeriesSTM8S10x
CoreSTM8Data Bus Width8 bit
Data Ram Size1 KBInterface TypeI2C, SPI, UART
Maximum Clock Frequency16 MHzNumber Of Programmable I/os16
Number Of Timers7Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT3rd Party Development ToolsEWSTM8
Development Tools By SupplierSTM8/128-MCKIT, STM8S-DISCOVERY, ST-LINK, STICE-SYS001, STX-RLINKMinimum Operating Temperature- 40 C
On-chip Adc10 bit, 5 ChannelFeatured ProductSTM32 Cortex-M3 Companion Products
For Use With497-10593 - KIT STARTER FOR STM8S207/8 SERLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
Page 81/113

Download datasheet (2Mb)Embed
PrevNext
STM8S103K3 STM8S103F3 STM8S103F2
(1)
Parameters are given by selecting 10 MHz I/O output frequency.
(2)
Data characterization in progress.
(3)
Values based on design simulation and/or characterization results, and not tested in
production.
(4)
Min time is for the minimum time to drive the output and the max time is for the maximum
time to validate the data.
(5)
Min time is for the minimum time to invalidate the output and the max time is for the
maximum time to put the data in Hi-Z.
Figure 39: SPI timing diagram - slave mode and CPHA = 0
NSS input
t SU(NSS)
CPHA= 0
CPOL=0
t w(SCKH)
CPHA= 0
t w(SCKL)
CPOL=1
t a(SO)
MISO
OUT P UT
t su(SI)
MOSI
I NPUT
Figure 40: SPI timing diagram - slave mode and CPHA = 1
NSS input
t SU(NSS)
CPHA=1
CPOL=0
t w(SCKH)
CPHA=1
t w(SCKL)
CPOL=1
t a(SO)
MISO
OUT P UT
MOSI
I NPUT
1. Measurement points are made at CMOS levels: 0.3 VDD and 0.7 VDD.
t c(SCK)
t v(SO)
t h(SO)
MS B O UT
BI T6 OUT
M SB IN
B I T1 IN
t h(SI)
t c(SCK)
t v(SO)
MS B O UT
t su(SI)
t h(SI)
M SB IN
DocID15441 Rev 6
Electrical characteristics
t h(NSS)
t r(SCK)
t dis(SO)
t f(SCK)
LSB OUT
LSB IN
t h(NSS)
t r(SCK)
t h(SO)
t dis(SO)
t f(SCK)
BI T6 OUT
LSB OUT
B I T1 IN
LSB IN
ai14134
ai14135
81/113