OM11043 NXP Semiconductors, OM11043 Datasheet - Page 22

DEVELOPMENT BOARD LPC1768 MBED

OM11043

Manufacturer Part Number
OM11043
Description
DEVELOPMENT BOARD LPC1768 MBED
Manufacturer
NXP Semiconductors
Series
mbedr
Type
MCUr
Datasheets

Specifications of OM11043

Contents
Board and software
Development Tool Type
Hardware / Software - Eval/Demo Board
Kit Contents
Board Cable Docs
Mcu Supported Families
LPC1000
Tool / Board Applications
General Purpose MCU, MPU, DSP, DSC
Silicon Manufacturer
NXP
Core Architecture
ARM
Core Sub-architecture
Cortex - M3
Silicon Core Number
LPC17xx
Silicon Family Name
LPC17xx
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
LPC1768
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-4916

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
OM11043
Manufacturer:
NXP
Quantity:
103
NXP Semiconductors
LPC1769_68_67_66_65_64_63
Product data sheet
7.9.1 Features
7.10 Fast general purpose parallel I/O
Device pins that are not connected to a specific peripheral function are controlled by the
GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate
registers allow setting or clearing any number of outputs simultaneously. The value of the
output register may be read back as well as the current state of the port pins.
LPC17xx use accelerated GPIO functions:
Eight DMA channels. Each channel can support an unidirectional transfer.
16 DMA request lines.
Single DMA and burst DMA request signals. Each peripheral connected to the DMA
Controller can assert either a burst DMA request or a single DMA request. The DMA
burst size is set by programming the DMA Controller.
Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and
peripheral-to-peripheral transfers are supported.
Scatter or gather DMA is supported through the use of linked lists. This means that
the source and destination areas do not have to occupy contiguous areas of memory.
Hardware DMA channel priority.
AHB slave DMA programming interface. The DMA Controller is programmed by
writing to the DMA control registers over the AHB slave interface.
One AHB bus master for transferring data. The interface transfers data when a DMA
request goes active.
32-bit AHB master bus width.
Incrementing or non-incrementing addressing for source and destination.
Programmable DMA burst size. The DMA burst size can be programmed to more
efficiently transfer data.
Internal four-word FIFO per channel.
Supports 8, 16, and 32-bit wide transactions.
Big-endian and little-endian support. The DMA Controller defaults to little-endian
mode on reset.
An interrupt to the processor can be generated on a DMA completion or when a DMA
error has occurred.
Raw interrupt status. The DMA error and DMA count raw interrupt status can be read
prior to masking.
GPIO registers are accessed through the AHB multilayer bus so that the fastest
possible I/O timing can be achieved.
Mask registers allow treating sets of port bits as a group, leaving other bits
unchanged.
All GPIO registers are byte and half-word addressable.
Entire port value can be written in one instruction.
Support for Cortex-M3 bit banding.
Support for use with the GPDMA controller.
All information provided in this document is subject to legal disclaimers.
Rev. 6.01 — 11 March 2011
LPC1769/68/67/66/65/64/63
32-bit ARM Cortex-M3 microcontroller
© NXP B.V. 2011. All rights reserved.
22 of 79

Related parts for OM11043