R5F21258SNFP#U0 Renesas Electronics America, R5F21258SNFP#U0 Datasheet - Page 405

• Manufacturer Part Number: R5F21258SNFP#U0
• Description: IC R8C/25 MCU FLASH 52LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/25r

Specifications of R5F21258SNFP#U0

• Core Size: 16/32-Bit
• Program Memory Size: 64KB (64K x 8)
• Core Processor: R8C
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, Voltage Detect, WDT
• Number Of I /o: 41
• Program Memory Type: FLASH
• Ram Size: 3K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 52-LQFP
• No. Of I/o's: 41
• Ram Memory Size: 3KB
• Cpu Speed: 20MHz
• No. Of Timers: 4
• Digital Ic Case Style: LQFP
• Supply Voltage Range: 2.2V To 5.5V
• Embedded Interface Type: I2C, UART
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: YMCRPR8C25 - REF PLATFORM MOTOR CTRL R8C/25R0K521256S000BE - KIT EVAL STARTER FOR R8C/25
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

R8C/24 Group, R8C/25 Group
Rev.3.00
REJ09B0244-0300
Figure 18.3
A/D Register
A/D Control Register 1
A/D Control Register 2
(b15)
b7
b7 b6 b5 b4
NOTES:
b7 b6 b5 b4
NOTE:
0 0
1.
2.
3. When the VCUT bit is set to 1 (connected) from 0 (not connected), w ait for 1 µs or more before starting
1.
If the ADCON1 register is rew ritten during A/D conversion, the conversion result is undefined.
Set the BITS bit to 0 (8-bit mode) in repeat mode.
A/D conversion.
If the ADCON2 register is rew ritten during A/D conversion, the conversion result is undefined.
Feb 29, 2008
b3 b2
b3 b2 b1
0
0 0
0 0
Registers ADCON1, ADCON2, and AD
b1 b0
(b8)
b0
b0
0
b7
When BITS bit in ADCON1 register is set to 1
(10-bit mode).
8 low -order bits in A/D conversion result
2 high-order bits in A/D conversion result
Nothing is assigned. If necessary, set to 0.
When read, the content is 0.
Bit Symbol
Bit Symbol
ADCON1
ADCON2
(b2-b0)
(b6-b7)
(b3-b1)
(b7-b4)
Symbol
Symbol
(1)
(1)
CKS1
VCUT
BITS
SMP
Page 386 of 485
—
—
—
—
Reserved bits
8/10-bit mode select bit
Frequency select bit 1
Vref connect bit
Reserved bits
A/D conversion method select bit
Reserved bits
Nothing is assigned. If necessary, set to 0.
When read, the content is 0.
b0
Address
Bit Name
00D7h
Address
Bit Name
00D4h
(3)
Symbol
(2)
AD
Set to 0.
0 : 8-bit mode
1 : 10-bit mode
Refer to the description of the CKS0 bit in the
ADCON0 register function
0 : Vref not connected
1 : Vref connected
Set to 0.
Function
When BITS bit in ADCON1 register is set to 0
(8-bit mode).
A/D conversion result
When read, the content is undefined.
0 : Without sample and hold
1 : With sample and hold
Set to 0.
00C1h-00C0h
Address
After Reset
Function
00h
After Reset
Function
00h
After Reset
Undefined
18. A/D Converter
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
—
RO
RO
—