UPSD3433E-40U6 STMicroelectronics, UPSD3433E-40U6 Datasheet - Page 168

no-image

UPSD3433E-40U6

Manufacturer Part Number
UPSD3433E-40U6
Description
MCU 8BIT 8032 128KB FLASH 80TQFP
Manufacturer
STMicroelectronics
Series
µPSDr
Datasheet

Specifications of UPSD3433E-40U6

Core Processor
8032
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, IrDA, SPI, UART/USART, USB
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
46
Program Memory Size
160KB (160K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-TQFP, 80-VQFP
For Use With
497-5518 - EVAL BOARD RFID READER497-5218 - KIT DEVELOPMENT FOR UPSD3400497-2381 - CABLE PROGRAMMER FLASH LINK
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
497-4907

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPSD3433E-40U6
Manufacturer:
DENSO
Quantity:
83
Part Number:
UPSD3433E-40U6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
UPSD3433E-40U6
Manufacturer:
ST
0
USB interface
168/300
Table 116. USB OUT FIFO interrupt flag (UIF2 0EAh, reset value 00h)
Table 117. UIF2 register bit definition
Bit 7
Bit
USB OUT FIFO interrupt flag (UIF2)
The USB OUT FIFO Interrupt Flag register (see
when an OUT Endpoint FIFO that was empty becomes full. Once set, firmware must
clear the flag by writing a '0' to the appropriate bit. When FIFOs are paired, only the
odd numbered FIFO Interrupt flags are active.
7
6
5
4
3
2
1
0
Symbol
OUT4F
OUT3F
OUT2F
OUT1F
OUT0F
Bit 6
Bit 5
R/W
R/W
R/W
R/W
R/W
R/W
Reserved
Reserved
Reserved
Endpoint 4 OUT FIFO Interrupt flag
This bit is set when the FIFO status changes from empty to
full.
Endpoint 3 OUT FIFO Interrupt flag
This bit is set when the FIFO status changes from empty to
full.
Endpoint 2 OUT FIFO Interrupt flag
This bit is set when the FIFO status changes from empty to
full.
Endpoint 1 OUT FIFO Interrupt flag
This bit is set when the FIFO status changes from empty to
full.
Endpoint 0 OUT FIFO Interrupt flag
This bit is set when the FIFO status changes from empty to
full.
OUT4F
Bit 4
UPSD3422, UPSD3433, UPSD3434, UPSD3454
OUT3F
Bit 3
Table
Definition
116) contains flags that indicate
OUT2F
Bit 2
OUT1F
Bit 1
OUT0F
Bit 0

Related parts for UPSD3433E-40U6