HPIXF1104BE.B1-994579 Cortina Systems Inc, HPIXF1104BE.B1-994579 Datasheet - Page 190

no-image

HPIXF1104BE.B1-994579

Manufacturer Part Number
HPIXF1104BE.B1-994579
Description
IC ETH MAC SPI3 4PORT 552-BGA
Manufacturer
Cortina Systems Inc

Specifications of HPIXF1104BE.B1-994579

Controller Type
Ethernet Controller, MAC
Interface
SPI-3
Voltage - Supply
1.2V, 2.5V, 3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
575-BCBGA Exposed Pad (552 Bumps)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
1008-1020

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HPIXF1104BE.B1-994579
Manufacturer:
Cortina Systems Inc
Quantity:
135
Part Number:
HPIXF1104BE.B1-994579
Manufacturer:
National
Quantity:
48
Part Number:
HPIXF1104BE.B1-994579
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
IXF1104 MAC
Datasheet
278757, Revision 13.2
17 September 2008
Table 124
Table 125
Cortina Systems
RX FIFO Errored Frame Drop Counter Ports 0 - 3 ($0x5A2 - 0x5A5)
(Sheet 2 of 2)
RX FIFO SPI3 Loopback Enable for Ports 0 - 3 ($0x5B2)
®
Name
RX FIFO Errored
Frame Drop Counter
on Port 2
RX FIFO Errored
Frame Drop Counter
on Port 3
1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No clear;
Register Description: Enables the TX SPI3 port to send packets into the RX_FIFO instead of
into the TX FIFO, creating a SPI3 loopback.
1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No
31:12
Bit
7:0
IXF1104 4-Port Gigabit Ethernet Media Access Controller
10
11
9
8
R/W/C = Read/Write, Clear on Write
clear; R/W/C = Read/Write, Clear on Write
Name
Reserved
SPI3 loopback enable
for Port 3
SPI3 loopback enable
for Port 2
SPI3 loopback enable
for Port 1
SPI3 loopback enable
for Port 0
Reserved
Description
This register counts all frames dropped from the
RX FIFO for port 2 by meeting one of the
following conditions:
This register is cleared on Read.
This register counts all frames dropped from the
RX FIFO for port 3 by meeting one of the
following conditions:
This register is cleared on Read.
• Frames are removed in conjunction with
• Frames are greater than
• Frames are removed in conjunction with
• Frames are greater than
Packet Filter Control ($ Port_Index +
(Addr: Port_Index +
Packet Filter Control ($ Port_Index +
(Addr: Port_Index +
Reserved
0 = Disabled
1 = Enabled
0 = Disabled
1 = Enabled
0 = Disabled
1 = Enabled
0 = Disabled
1 = Enabled
Write as 0, ignore on Read.
Description
0x0F).
0x0F).
Max Frame Size
Max Frame Size
0x19).
0x19).
RX
RX
Address
0x5A4
0x5A5
Type
R/W
R/W
R/W
R/W
R/W
RO
Type
R
R
1
0x00000000
0x00000000
0x00000000
0x00000
Default
Default
0x00
0x0
0x0
0x0
0x0
Page 190

Related parts for HPIXF1104BE.B1-994579