A3PN125-ZVQG100 Actel, A3PN125-ZVQG100 Datasheet - Page 71

FPGA - Field Programmable Gate Array 125K System Gates ProASIC3 nano

A3PN125-ZVQG100

Manufacturer Part Number
A3PN125-ZVQG100
Description
FPGA - Field Programmable Gate Array 125K System Gates ProASIC3 nano
Manufacturer
Actel
Datasheet

Specifications of A3PN125-ZVQG100

Processor Series
A3PN125
Core
IP Core
Number Of Macrocells
1024
Maximum Operating Frequency
350 MHz
Number Of Programmable I/os
71
Data Ram Size
36 Kbit
Delay Time
1.02 ns
Supply Voltage (max)
3.3 V
Supply Current
2 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
- 20 C
Development Tools By Supplier
AGLN-Nano-Kit, AGLN-Z-Nano-Kit, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FloasPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.5 V
Number Of Gates
125 K
Package / Case
VQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A3PN125-ZVQG100
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A3PN125-ZVQG100
Manufacturer:
Microsemi Corporation
Quantity:
361
Part Number:
A3PN125-ZVQG100I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A3PN125-ZVQG100I
Manufacturer:
Microsemi Corporation
Quantity:
485
Clock Conditioning Circuits
Table 2-73 • ProASIC3 nano CCC/PLL Specification
Parameter
Clock Conditioning Circuitry Input Frequency f
Clock Conditioning Circuitry Output Frequency f
Delay Increments in Programmable Delay Blocks
Number of Programmable Values in Each Programmable Delay
Block
Serial Clock (SCLK) for Dynamic PLL
Input Cycle-to-Cycle Jitter (peak magnitude)
Acquisition Time
Tracking Jitter
Output Duty Cycle
Delay Range in Block: Programmable Delay
1
Delay Range in Block: Programmable Delay
2
Delay Range in Block: Fixed Delay
VCO Output Peak-to-Peak Period Jitter F
Notes:
1. This delay is a function of voltage and temperature. See
2. T
3. Maximum value obtained for a –2 speed-grade device in worst-case commercial conditions. For specific junction
4. The A3PN010, A3PN015, and A3PN020 devices do not support PLLs.
5. VCO output jitter is calculated as a percentage of the VCO frequency. The jitter (in ps) can be calculated by multiplying
6. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock
7. Measurements done with LVTTL 3.3 V 8 mA I/O drive strength and high slew rate. VCC/VCCPLL = 1.425 V, VCCI =
8. SSOs are outputs that are synchronous to a single clock domain, and have their clock-to-out times within ± 200 ps of
1,2
1,2
temperature and voltage supply levels, refer to
the VCO period by the % jitter. The VCO jitter (in ps) applies to CCC_OUT regardless of the output divider settings. For
example, if the jitter on VCO is 300 ps, the jitter on CCC_OUT is also 300 ps, regardless of the output divider settings.
edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter
parameter.
3.3 , VQ/PQ/TQ type of packages, 20 pF load.
each other.
0.75 MHz to 50MHz
50 MHz to 250 MHz
250 MHz to 350 MHz
J
= 25°C, V
CCC Electrical Specifications
Timing Characteristics
6
CC
= 1.5 V
1,2
3,4
CCC_OUT
IN_CCC
OUT_CCC
LockControl = 0
LockControl = 1
LockControl = 0
LockControl = 1
Table 2-6 on page 2-5
1,2
5
Table 2-6 on page 2-5
R e v i s i o n 8
Minimum
SSO ≤ 2
0.50%
1.00%
2.50%
0.025
for derating values.
0.75
48.5
1.25
1.5
Max Peak-to-Peak Jitter Data
for deratings.
SSO ≤ 4
Typical
0.50%
3.00%
4.00%
200
2.2
ProASIC3 nano Flash FPGAs
Maximum
SSO ≤ 8
0.70%
5.00%
6.00%
15.65
15.65
51.5
350
350
125
300
1.5
6.0
1.6
0.8
32
5,7,8
SSO ≤ 16
12.00%
1.00%
9.00%
Units
MHz
MHz
MHz
ms
ps
ns
µs
ns
ns
ns
ns
ns
%
2- 57

Related parts for A3PN125-ZVQG100