LAN9311I-NZW Standard Microsystem (Smsc), LAN9311I-NZW Datasheet - Page 176
LAN9311I-NZW
Manufacturer Part Number
LAN9311I-NZW
Description
Manufacturer
Standard Microsystem (Smsc)
Datasheet
1.LAN9311-NU.pdf
(460 pages)
Specifications of LAN9311I-NZW
Package
128XVTQFP
Phy/transceiver Interface
MII
Number Of Primary Switch Ports
2
Maximum Data Rate
100 Mbps
Internal Memory Buffer Size
32 KB
Vlan Support
Yes
Power Supply Type
Analog
Minimum Single Supply Voltage
3 V
Maximum Single Supply Voltage
3.6 V
Maximum Supply Current
0.295 A
Maximum Power Dissipation
1070 mW
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN9311I-NZW
Manufacturer:
Standard
Quantity:
836
Company:
Part Number:
LAN9311I-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
- Current page: 176 of 460
- Download datasheet (5Mb)
Revision 1.7 (06-29-10)
BITS
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
GP Timer (GPT_INT)
This interrupt is issued when the
(GPT_CNT)
RESERVED
Power Management Interrupt Event (PME_INT)
This interrupt is issued when a Power Management Event is detected as
configured in the
interrupt functions independent of the PME signal, and will still function if
the PME signal is disabled. Writing a '1' clears this bit regardless of the
state of the PME hardware signal. In order to clear this bit, all unmasked
bits in the
cleared.
Note:
TX Status FIFO Overflow (TXSO)
This interrupt is generated when the TX Status FIFO overflows.
Receive Watchdog Time-out (RWT)
This interrupt is generated when a packet larger than 2048 bytes has been
received by the Host MAC.
Note:
Receiver Error (RXE)
Indicates that the Host MAC receiver has encountered an error. Please
refer to
the conditions that will cause an RXE.
Transmitter Error (TXE)
When generated, indicates that the Host MAC transmitter has encountered
an error. Please refer to
for a description of the conditions that will cause a TXE.
GPIO Interrupt Event (GPIO)
This bit indicates an interrupt event from the General Purpose I/O. The
source of the interrupt can be determined by polling the
I/O Interrupt Status and Enable Register (GPIO_INT_STS_EN)
RESERVED
TX Data FIFO Overrun Interrupt (TDFO)
This interrupt is generated when the TX Data FIFO is full, and another write
is attempted.
TX Data FIFO Available Interrupt (TDFA)
This interrupt is generated when the TX Data FIFO available space is
greater than the programmed level in the
the
TX Status FIFO Full Interrupt (TSFF)
This interrupt is generated when the TX Status FIFO is full.
TX Status FIFO Level Interrupt (TSFL)
This interrupt is generated when the TX Status FIFO reaches the
programmed level in the
Register
RX Dropped Frame Interrupt (RXDF_INT)
This interrupt is issued whenever a receive frame is dropped by the Host
MAC.
RESERVED
FIFO Level Interrupt Register
Section 9.9.5, "Receiver Errors," on page 137
The Interrupt De-assertion interval does not apply to the PME
interrupt.
This can occur when the switch engine adds a tag to a non-tagged
jumbo packet that is originally larger than 2044 bytes.
(FIFO_INT).
Power Management Control Register (PMT_CTRL)
wraps past zero to FFFFh.
Power Management Control Register
Section 9.8.7, "Transmitter Errors," on page 132
TX Status Level
DESCRIPTION
General Purpose Timer Count Register
(FIFO_INT).
DATASHEET
TX Data Available Level
field of the
176
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
FIFO Level Interrupt
for a description of
(PMT_CTRL). This
General Purpose
must first be
field of
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
TYPE
SMSC LAN9311/LAN9311i
RO
RO
RO
RO
DEFAULT
Datasheet
0b
0b
0b
0b
0b
0b
0b
0b
0b
0b
0b
0b
-
-
-
Related parts for LAN9311I-NZW
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Ethernet Switch 2-Port 10Mbps/100Mbps 128-Pin XVTQFP
Manufacturer:
Standard Microsystem (Smsc)
Datasheet:
Part Number:
Description:
Ethernet Switch 3-Port 10Mbps/100Mbps 56-Pin QFN EP
Manufacturer:
Standard Microsystem (Smsc)
Datasheet: