LAN9311I-NZW Standard Microsystem (Smsc), LAN9311I-NZW Datasheet - Page 277
![no-image](/images/no-image-200.jpg)
LAN9311I-NZW
Manufacturer Part Number
LAN9311I-NZW
Description
Manufacturer
Standard Microsystem (Smsc)
Datasheet
1.LAN9311-NU.pdf
(460 pages)
Specifications of LAN9311I-NZW
Package
128XVTQFP
Phy/transceiver Interface
MII
Number Of Primary Switch Ports
2
Maximum Data Rate
100 Mbps
Internal Memory Buffer Size
32 KB
Vlan Support
Yes
Power Supply Type
Analog
Minimum Single Supply Voltage
3 V
Maximum Single Supply Voltage
3.6 V
Maximum Supply Current
0.295 A
Maximum Power Dissipation
1070 mW
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN9311I-NZW
Manufacturer:
Standard
Quantity:
836
Company:
Part Number:
LAN9311I-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
- Current page: 277 of 460
- Download datasheet (5Mb)
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9311/LAN9311i
14.3.4
BITS
31:0
Upper 32-bits of the 64-bit Hash Table
Host MAC Multicast Hash Table High Register (HMAC_HASHH)
The 64-bit Multicast table is used for group address filtering. For hash filtering, the contents of the
destination address in the incoming frame is used to index the contents of the Hash table. The most
significant bit determines the register to be used (Hi/Low), while the other five bits determine the bit
within the register. A value of 00000 selects Bit 0 of the Multicast Hash Table Lo register and a value
of 11111 selects the Bit 31 of the Multicast Hash Table Hi register.
If the corresponding bit is 1, then the multicast frame is accepted. Otherwise, it is rejected. If the “Pass All
Multicast” (MCPAS) bit of the
accepted regardless of the multicast hash values.
The Multicast Hash Table High register contains the higher 32 bits of the hash table and the Multicast
Hash Table Low register contains the lower 32 bits of the hash table. Refer to
Filtering," on page 115
This table determines if the Host MAC accepts the packets from the switch fabric. The switch fabric
address table and configuration determine the packets that get sent to the Host MAC.
Offset:
for more information on address filtering.
4h
DESCRIPTION
Host MAC Control Register (HMAC_CR)
DATASHEET
277
Size:
32 bits
is set, then all multicast frames are
TYPE
R/W
Section 9.4, "Address
Revision 1.7 (06-29-10)
00000000h
DEFAULT
Related parts for LAN9311I-NZW
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LAN9311-NZW](/images/no-image3.png)
Part Number:
Description:
Ethernet Switch 2-Port 10Mbps/100Mbps 128-Pin XVTQFP
Manufacturer:
Standard Microsystem (Smsc)
Datasheet:
![LAN9303-ABZJ](/images/no-image3.png)
Part Number:
Description:
Ethernet Switch 3-Port 10Mbps/100Mbps 56-Pin QFN EP
Manufacturer:
Standard Microsystem (Smsc)
Datasheet: