EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 175

• Manufacturer Part Number: EP4SGX530HH35C2N
• Description: IC STRATIX IV FPGA 530K 1152HBGA
• Manufacturer: Altera
• Series: Stratix® IV GXr

Specifications of EP4SGX530HH35C2N

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 564
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-HBGA
• Family Name: Stratix® IV
• Number Of Logic Blocks/elements: 531200
• # Registers: 424960
• # I/os (max): 560
• Process Technology: 40nm
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 531200
• Ram Bits: 28033024
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 1152
• Package Type: FCHBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Chapter 6: I/O Features in Stratix IV Devices
I/O Standards Support
Table 6–2. I/O Standards and Voltage Levels for Stratix IV Devices
February 2011 Altera Corporation
3.3-V LVTTL
3.3-V LVCMOS
2.5-V LVCMOS
1.8-V LVCMOS
1.5-V LVCMOS
1.2-V LVCMOS
3.0-V PCI
3.0-V PCI-X
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
SSTL-18 Class II
SSTL-15 Class I
SSTL-15 Class II
I/O Standard
I/O Standards and Voltage Levels
f
(3)
JESD8-9B
JESD8-9B
JESD8-11
JESD8-12
JESD8-15
JESD8-15
Table 6–1. I/O Standards and Applications for Stratix IV Devices (Part 2 of 2)
For more information about transceiver supported I/O standards, refer to the
Transceiver Architecture in Stratix IV Devices
Stratix IV devices support a wide range of industry I/O standards, including
single-ended, voltage-referenced single-ended, and differential I/O standards.
Table 6–2
V
Standard
JESD8-B
JESD8-B
JESD8-5
JESD8-7
Support
Differential HSTL-15 Class I and II
Differential HSTL-12 Class I and II
LVDS
RSDS
mini-LVDS
LVPECL
Notes to
(1) The 3.3-V LVTTL/LVCMOS standard is supported using V
(2) For more information about the 3.3-V LVTTL/LVCMOS standard supported in Stratix IV devices, refer to
Rev 2.1
Rev 1.0
CCIO
PCI-X
PCI
—
—
Interface” on page
, V
Table
CCPD
lists the supported I/O standards and typical values for input and output
I/O Banks
Column
6–1:
3.0/2.5
3.0/2.5
3.0/2.5
1.8/1.5
1.8/1.5
, V
Input Operation
1.2
3.0
3.0
(2)
(2)
(2)
(2)
(2)
(2)
REF
I/O Standard
6–19.
, and board V
I/O Banks
3.0/2.5
3.0/2.5
3.0/2.5
1.8/1.5
1.8/1.5
Row
1.2
3.0
3.0
(2)
(2)
(2)
(2)
(2)
(2)
V
CCIO
TT
(V)
I/O Banks
Column
.
Output Operation
3.0
3.0
2.5
1.8
1.5
1.2
3.0
3.0
2.5
2.5
1.8
1.8
1.5
1.5
(Note 1)
chapter.
I/O Banks
High-speed communications
Flat panel display
Video graphics and clock distribution
Clock interfaces
Clock interfaces
Flat panel display
CCIO
Row
3.0
3.0
2.5
1.8
1.5
1.2
3.0
3.0
2.5
2.5
1.8
1.8
1.5
—
(Part 1 of 3)
at 3.0 V.
(Pre-Driver
V
Voltage)
CCPD
3.0
3.0
2.5
2.5
2.5
2.5
3.0
3.0
2.5
2.5
2.5
2.5
2.5
2.5
Stratix IV Device Handbook Volume 1
Application
(V)
(Input Ref
Voltage)
V
REF
1.25
1.25
0.90
0.90
0.75
0.75
—
—
—
—
—
—
—
—
(V)
Termination
Voltage)
“3.3-V I/O
(Board
V
1.25
1.25
0.90
0.90
0.75
0.75
TT
—
—
—
—
—
—
—
—
(V)
6–3