XC3S100E-4TQG144I Xilinx Inc, XC3S100E-4TQG144I Datasheet - Page 101

IC FPGA SPARTAN-3E 100K 144-TQFP

XC3S100E-4TQG144I

Manufacturer Part Number
XC3S100E-4TQG144I
Description
IC FPGA SPARTAN-3E 100K 144-TQFP
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet

Specifications of XC3S100E-4TQG144I

Package / Case
144-TQFP, 144-VQFP
Mounting Type
Surface Mount
Voltage - Supply
1.1 V ~ 3.465 V
Operating Temperature
-40°C ~ 100°C
Number Of I /o
108
Number Of Logic Elements/cells
*
Number Of Gates
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S100E-4TQG144I
Manufacturer:
XILINX/21
Quantity:
163
Part Number:
XC3S100E-4TQG144I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S100E-4TQG144I
Manufacturer:
XILINX
0
Part Number:
XC3S100E-4TQG144I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Functional Description
Table 57: Spartan-3E FPGA Bitstream Generator (BitGen) Options (Continued)
94
TdoPin
TmsPin
UserID
Security
CRC
Persist
Option Name
Pins/Function
reconfiguration
JTAG TDO pin
JTAG TMS pin
JTAG User ID
interface pins,
Configuration
Configuration
Slave mode,
SelectMAP,
SelectMAP
Readback,
BPI mode,
Affected
register
Partial
JTAG,
Pulldown
Pulldown
( default )
Pullnone
Pullnone
Disable
Values
Enable
Pullup
Pullup
Level1
string
None
Level
User
Yes
No
Internally connects a pull-up resistor between JTAG TDO pin and VCCAUX.
Internally connects a pull-down resistor between JTAG TDO pin and GND.
No internal pull-up resistor on JTAG TDO pin.
Internally connects a pull-up resistor between JTAG TMS pin and VCCAUX.
Internally connects a pull-down resistor between JTAG TMS pin and GND.
No internal pull-up resistor on JTAG TMS pin.
The 32-bit JTAG User ID register value is loaded during configuration. The default
value is all ones, 0xFFFF_FFFF hexadecimal. To specify another value, enter an
8-character hexadecimal value.
Readback and partial reconfiguration are available via the JTAG port or via the
SelectMAP interface, if the Persist option is set to Yes.
Readback function is disabled. Partial reconfiguration is still available via the JTAG port
or via the SelectMAP interface, if the Persist option is set to Yes.
Readback function is disabled. Partial reconfiguration is disabled.
Default. Enable CRC checking on the FPGA bitstream. If error detected, FPGA
asserts INIT_B Low and DONE pin stays Low.
Turn off CRC checking.
All BPI and Slave mode configuration pins are available as user-I/O after configuration.
This option is required for Readback and partial reconfiguration using the SelectMAP
interface. The SelectMAP interface pins (see
reserved after configuration and are not available as user-I/O.
www.xilinx.com
Description
Slave Parallel Mode, page
Advance Product Specification
DS312-2 (v1.1) March 21, 2005
79) are
R

Related parts for XC3S100E-4TQG144I