ATmega1280 Atmel Corporation, ATmega1280 Datasheet - Page 253

no-image

ATmega1280

Manufacturer Part Number
ATmega1280
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega1280

Flash (kbytes)
128 Kbytes
Pin Count
100
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
86
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
5
Twi (i2c)
1
Uart
4
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
8
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
6
Output Compare Channels
16
Input Capture Channels
4
Pwm Channels
15
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega1280-16AU
Manufacturer:
ATMEL
Quantity:
3 000
Part Number:
ATmega1280-16AU
Manufacturer:
ATMEL
Quantity:
2 990
Part Number:
ATmega1280-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega1280-16AU
Manufacturer:
ATMEL
Quantity:
827
Part Number:
ATmega1280-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega1280-16AU
Quantity:
23
Company:
Part Number:
ATmega1280-16AU
Quantity:
3 600
Company:
Part Number:
ATmega1280-16AU IC
Quantity:
2 700
Part Number:
ATmega1280-16AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega1280-16CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega1280-16CUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega1280V-8AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega1280V-8AU
Quantity:
54
Part Number:
ATmega1280V-8CU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
24.7.1
2549N–AVR–05/11
Master Transmitter Mode
In the Master Transmitter mode, a number of data bytes are transmitted to a Slave Receiver
(see
The format of the following address packet determines whether Master Transmitter or Master
Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R is trans-
mitted, MR mode is entered. All the status codes mentioned in this section assume that the
prescaler bits are zero or are masked to zero.
Figure 24-11. Data Transfer in Master Transmitter Mode
A START condition is sent by writing the following value to TWCR:
TWEN must be set to enable the 2-wire Serial Interface, TWSTA must be written to one to trans-
mit a START condition and TWINT must be written to one to clear the TWINT Flag. The TWI will
then test the 2-wire Serial Bus and generate a START condition as soon as the bus becomes
free. After a START condition has been transmitted, the TWINT Flag is set by hardware, and the
status code in TWSR will be 0x08 (see
SLA+W must be transmitted. This is done by writing SLA+W to TWDR. Thereafter the TWINT bit
should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing
the following value to TWCR:
When SLA+W have been transmitted and an acknowledgement bit has been received, TWINT is
set again and a number of status codes in TWSR are possible. Possible status codes in Master
mode are 0x18, 0x20, or 0x38. The appropriate action to be taken for each of these status codes
is detailed in
When SLA+W has been successfully transmitted, a data packet should be transmitted. This is
done by writing the data byte to TWDR. TWDR must only be written when TWINT is high. If not,
the access will be discarded, and the Write Collision bit (TWWC) will be set in the TWCR Regis-
ter. After updating TWDR, the TWINT bit should be cleared (by writing it to one) to continue the
transfer. This is accomplished by writing the following value to TWCR:
TWCR
value
TWCR
value
TWCR
value
Figure
SDA
SCL
24-11). In order to enter a Master mode, a START condition must be transmitted.
Table 24-2 on page
TWINT
TWINT
TWINT
1
1
1
TRANSMITTER
Device 1
MASTER
TWEA
TWEA
TWEA
X
X
X
Device 2
RECEIVER
ATmega640/1280/1281/2560/2561
SLAVE
254.
TWSTA
TWSTA
TWSTA
1
0
0
Table 24-2 on page
Device 3
TWSTO
TWSTO
TWSTO
0
0
0
........
TWWC
TWWC
TWWC
Device n
X
X
X
254). In order to enter MT mode,
V
CC
TWEN
TWEN
TWEN
1
1
1
R1
R2
0
0
0
TWIE
TWIE
TWIE
X
X
X
253

Related parts for ATmega1280