ATmega1280 Atmel Corporation, ATmega1280 Datasheet - Page 302

no-image

ATmega1280

Manufacturer Part Number
ATmega1280
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega1280

Flash (kbytes)
128 Kbytes
Pin Count
100
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
86
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
5
Twi (i2c)
1
Uart
4
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
8
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
6
Output Compare Channels
16
Input Capture Channels
4
Pwm Channels
15
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega1280-16AU
Manufacturer:
ATMEL
Quantity:
3 000
Part Number:
ATmega1280-16AU
Manufacturer:
ATMEL
Quantity:
2 990
Part Number:
ATmega1280-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega1280-16AU
Manufacturer:
ATMEL
Quantity:
827
Part Number:
ATmega1280-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega1280-16AU
Quantity:
23
Company:
Part Number:
ATmega1280-16AU
Quantity:
3 600
Company:
Part Number:
ATmega1280-16AU IC
Quantity:
2 700
Part Number:
ATmega1280-16AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega1280-16CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega1280-16CUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega1280V-8AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega1280V-8AU
Quantity:
54
Part Number:
ATmega1280V-8CU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
28. IEEE 1149.1 (JTAG) Boundary-scan
28.1
28.2
28.3
2549N–AVR–05/11
Features
System Overview
Data Registers
The Boundary-scan chain has the capability of driving and observing the logic levels on the digi-
tal I/O pins, as well as the boundary between digital and analog logic for analog circuitry having
off-chip connections. At system level, all ICs having JTAG capabilities are connected serially by
the TDI/TDO signals to form a long Shift Register. An external controller sets up the devices to
drive values at their output pins, and observe the input values received from other devices. The
controller compares the received data with the expected result. In this way, Boundary-scan pro-
vides a mechanism for testing interconnections and integrity of components on Printed Circuits
Boards by using the four TAP signals only.
The four IEEE 1149.1 defined mandatory JTAG instructions IDCODE, BYPASS, SAMPLE/PRE-
LOAD, and EXTEST, as well as the AVR specific public JTAG instruction AVR_RESET can be
used for testing the Printed Circuit Board. Initial scanning of the Data Register path will show the
ID-Code of the device, since IDCODE is the default JTAG instruction. It may be desirable to
have the AVR device in reset during test mode. If not reset, inputs to the device may be deter-
mined by the scan operations, and the internal software may be in an undetermined state when
exiting the test mode. Entering reset, the outputs of any port pin will instantly enter the high
impedance state, making the HIGHZ instruction redundant. If needed, the BYPASS instruction
can be issued to make the shortest possible scan chain through the device. The device can be
set in the reset state either by pulling the external RESET pin low, or issuing the AVR_RESET
instruction with appropriate setting of the Reset Data Register.
The EXTEST instruction is used for sampling external pins and loading output pins with data.
The data from the output latch will be driven out on the pins as soon as the EXTEST instruction
is loaded into the JTAG IR-Register. Therefore, the SAMPLE/PRELOAD should also be used for
setting initial values to the scan ring, to avoid damaging the board when issuing the EXTEST
instruction for the first time. SAMPLE/PRELOAD can also be used for taking a snapshot of the
external pins during normal operation of the part.
The JTAGEN Fuse must be programmed and the JTD bit in the I/O Register MCUCR must be
cleared to enable the JTAG Test Access Port.
When using the JTAG interface for Boundary-scan, using a JTAG TCK clock frequency higher
than the internal chip frequency is possible. The chip clock is not required to run.
The Data Registers relevant for Boundary-scan operations are:
JTAG (IEEE std. 1149.1 compliant) Interface
Boundary-scan Capabilities According to the JTAG Standard
Full Scan of all Port Functions as well as Analog Circuitry having Off-chip Connections
Supports the Optional IDCODE Instruction
Additional Public AVR_RESET Instruction to Reset the AVR
Bypass Register
Device Identification Register
Reset Register
Boundary-scan Chain
ATmega640/1280/1281/2560/2561
302

Related parts for ATmega1280