ATmega1280 Atmel Corporation, ATmega1280 Datasheet - Page 52

• Manufacturer Part Number: ATmega1280
• Manufacturer: Atmel Corporation

Specifications of ATmega1280

• Flash (kbytes): 128 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 86
• Ext Interrupts: 32
• Usb Speed: No
• Usb Interface: No
• Spi: 5
• Twi (i2c): 1
• Uart: 4
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 8
• Eeprom (bytes): 4096
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8 to 5.5
• Operating Voltage (vcc): 1.8 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 6
• Output Compare Channels: 16
• Input Capture Channels: 4
• Pwm Channels: 15
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

11. Power Management and Sleep Modes
11.1
Table 11-1.
Notes:
11.2
2549N–AVR–05/11
Extended Standby
Sleep Mode
Power-down
Power-save
Standby
ADCNRM
Sleep Modes
1. Only recommended with external crystal or resonator selected as clock source.
2. If Timer/Counter2 is running in asynchronous mode.
3. For INT7:4, only level interrupt.
Idle Mode
Idle
(1)
Active Clock Domains and Wake-up Sources in the Different Sleep Modes.
Active Clock Domains
Sleep modes enable the application to shut down unused modules in the MCU, thereby saving
power. The AVR provides various sleep modes allowing the user to tailor the power consump-
tion to the application’s requirements.
F i g u r e 1 0 - 1 o n p a g e 4 0
ATmega640/1280/1281/2560/2561, and their distribution. The figure is helpful in selecting an
appropriate sleep mode.
sources.
To enter any of the sleep modes, the SE bit in
56
SM0 bits in the SMCR Register select which sleep mode will be activated by the SLEEP instruc-
tion. See
If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU
is then halted for four cycles in addition to the start-up time, executes the interrupt routine, and
resumes execution from the instruction following SLEEP. The contents of the Register File and
SRAM are unaltered when the device wakes up from sleep. If a reset occurs during sleep mode,
the MCU wakes up and executes from the Reset Vector.
When the SM2:0 bits are written to 000, the SLEEP instruction makes the MCU enter Idle mode,
stopping the CPU but allowing the SPI, USART, Analog Comparator, ADC, 2-wire Serial Inter-
face, Timer/Counters, Watchdog, and the interrupt system to continue operating. This sleep
mode basically halts clk
must be written to logic one and a SLEEP instruction must be executed. The SM2, SM1, and
X
Table 11-2 on page 56
X
X
X
X
X
X
(2)
CPU
Table 11-1
and clk
Oscillators
X
X
X
X
ATmega640/1280/1281/2560/2561
for a summary.
FLASH
p r e s e n t s t h e d i f f e r e n t c l o c k s y s t e m s i n t h e
X
X
X
X
(2)
(2)
(2)
(2)
shows the different sleep modes and their wake-up
, while allowing the other clocks to run.
X
X
X
X
X
X
(3)
(3)
(3)
(3)
(3)
“SMCR – Sleep Mode Control Register” on page
X
X
X
X
X
X
X
Wake-up Sources
X
X
X
(2)
X
X
X
X
X
X
X
X
X
X
X
52