SAM9RL64 Atmel Corporation, SAM9RL64 Datasheet - Page 835

• Manufacturer Part Number: SAM9RL64
• Manufacturer: Atmel Corporation

Specifications of SAM9RL64

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 240 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 118
• Ext Interrupts: 118
• Usb Transceiver: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device
• Spi: 1
• Twi (i2c): 2
• Uart: 5
• Ssc: 2
• Sd / Emmc: 1
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 6
• Adc Resolution (bits): 10
• Adc Speed (ksps): 220
• Resistive Touch Screen: Yes
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 64
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.08 to 1.32
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

43.8
43.9
43.9.1
6289D–ATARM–3-Oct-11
Conversion Triggers
Operating Modes
ADC Mode
Conversions of the active analog channels are started with a software or a hardware trigger.
The software trigger is provided by writing the
1.
The hardware trigger can be selected by the filed TRGMOD in the TSADCC Trigger Register
(TSADCC_TRGR) between:
Enabling hardware triggers does not disable the software trigger functionality. Thus, if a hard-
ware trigger is selected, the start of a conversion can still be initiated by the software trigger.
The Touch Screen ADC Controller features several operating modes, each defining a conver-
sion sequence:
The Operating Mode of the TSADCC is programmed in the field TSAMOD in the
Mode
The conversion sequences for each Operating Mode are described in the following paragraphs.
The conversion sequencer, combined with the Sleep Modes, allows automatic processing with
minimum processor intervention and optimized power consumption. In any case, the sequence
starts with a trigger event.
Note:
In the ADC Mode, the active channels are defined by the
which is defined by writing the
able
the
possible.
At each trigger, the following sequence is performed:
• an edge, either rising or falling or any, detected on the external trigger pin TSADTRG
• the Pen Detect, depending on how the PENDET bit is set in the
• a continuous trigger, meaning the TSADCC restarts the next sequence as soon as it finishes
• a periodic trigger, which is defined by programming the field TRGPER in the
• The ADC Mode: at each trigger, all the enabled channels are converted
• The Touch Screen Mode: at each trigger, the touch screen inputs are converted with the
4. If SLEEP is set, wake up the ADC cell and wait for the Startup Time.
5. If Channel 0 is enabled, convert Channel 0 and store result in both TSADCC_CDR0
6. If Channel 1 is enabled, convert Channel 1 and store result in both TSADCC_CDR1
the current one, in this case, only one software trigger is required at the beginning
Trigger Register”
switches accordingly set and the results are processed and stored in the corresponding data
registers
“TSADCC Last Converted Data
Register”. The results are stored in the
and TSADCC_LCDR.
and TSADCC_LCDR.
Register”.
The reference voltage pins always remain connected in normal mode as in sleep mode.
“TSADCC Channel Enable Register”
Register”, so that data transfers by using the PDC are
“TSADCC Channel Data Register x (x = 0..5)”
“TSADCC Control Register”
AT91SAM9R64/RL64
“TSADCC Channel Status
“TSADCC Mode Register”
and
“TSADCC Channel Dis-
with the bit START at
“TSADCC
“TSADCC
Register”,
and in
835