mt46h32m32lfcm-6 Micron Semiconductor Products, mt46h32m32lfcm-6 Datasheet - Page 60
mt46h32m32lfcm-6
Manufacturer Part Number
mt46h32m32lfcm-6
Description
1gb X16, X32 Mobile Ddr Sdram
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT46H32M32LFCM-6.pdf
(87 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mt46h32m32lfcm-6 IT:A TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt46h32m32lfcm-6 L IT:A
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt46h32m32lfcm-6 L IT:A TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt46h32m32lfcm-6:A
Manufacturer:
MICRON
Quantity:
5 600
Part Number:
mt46h32m32lfcm-6:A
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
mt46h32m32lfcm-6:A TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt46h32m32lfcm-6IT
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
mt46h32m32lfcm-6IT:A
Manufacturer:
ATMEL
Quantity:
101
Part Number:
mt46h32m32lfcm-6L
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
mt46h32m32lfcm-6LIT
Manufacturer:
MICRON
Quantity:
1 880
Figure 29:
PDF: 09005aef82ce3074/Source: 09005aef82cd0158
ddr_mobile_sdram_cmd_op_timing_dia_fr5.08__3.fm - Rev. G 07/08 EN
DQ (First data no longer valid)
DQ (First data no longer valid)
DQ and DQS, collectively
DQS0/DQS1/DQS2/DQS3
DQ (Last data valid)
DQ (Last data valid)
Data Output Timing –
Notes:
CK#
DQ
DQ
DQ
DQ
DQ
DQ
CK
6, 7
2
2
2
2
2
2
2
2
3.
4.
5.
6. The data valid window is derived for each DQS transitions and is defined as
7. DQ8, DQ9, DQ10, DQ11, DQ12, DQ13, DQ14, or DQ15.
1. DQ transitioning after DQS transitions define the
2. Byte 0 is DQ0...7, byte 1 is DQ8...15, byte 2 is DQ16...23, byte 3 is DQ24...31.
3.
4.
5.
6. The data valid window is derived for each DQS transition and is
7. DQ[7:0] and DQS0 for byte 0; DQ[15:8] and DQS1 for byte 1; DQ[23:16] and DQS2 for byte 2;
T1
t
DQS transition and ends with the last valid DQ transition.
t
t
t
DQS transition and ends with the last valid DQ transition.
t
t
DQ[31:23] and DQS3 for byte 3.
DQSQ is derived at each DQS clock edge and is not cumulative over time and begins with
QH is derived from
HP is the lesser of
DQSQ is derived at each DQS clock edge and is not cumulative over time and begins with
QH is derived from
HP is the lesser of
t
HP
5
t
DQSQ,
t
HP
t
5
DQSQ
t
QH
t
t
T2
CL or
CL or
Data valid
t
4
t
t
HP:
QH, and Data Valid Window (x32)
window
3
HP:
T2
T2
T2
t
HP
t
t
t
QH =
t
QH =
CH clock transition collectively when a bank is active.
CH clock transition collectively when a bank is active.
5
t
T2n
60
DQSQ
t
QH
t
t
HP -
Data valid
HP -
4
window
3
t
HP
T2n
T2n
T2n
t
t
QHS.
5
QHS.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
T3
t
DQSQ
t
QH
1Gb: x16, x32 Mobile DDR SDRAM
4
t
Data valid
HP
3
window
5
T3
T3
T3
T3n
t
DQSQ window.
t
DQSQ
t
t
HP
QH
5
4
Data valid
3
window
T4
T3n
T3n
T3n
©2007 Micron Technology, Inc. All rights reserved
t
QH -
Timing Diagrams
t
DQSQ.
t
QH -
t
DQSQ.