tmp86fh46bng TOSHIBA Semiconductor CORPORATION, tmp86fh46bng Datasheet - Page 115

• Manufacturer Part Number: tmp86fh46bng
• Description: 8 Bit Microcontroller Tlcs-870/c Series
• Manufacturer: TOSHIBA Semiconductor CORPORATION

Example :Generating a pulse with 1-ms high-level width and a period of 16.385 ms (fc = 16.0 MHz)
9.3.8
able to enter the 16-bit PPG mode.
and the timer register (PWREG3, PWREG4) value is detected, the logic level output from the timer F/F4 is
switched to the opposite state. The counter continues counting. The logic level output from the timer F/F4 is
switched to the opposite state again when a match between the up-counter and the timer register (TTREG3,
TTREG4) value is detected, and the counter is cleared. The INTTC4 interrupt is generated at this time.
generated. Upon reset, the timer F/F4 is cleared to 0.
PWREG3 → PWREG4) (Programming only the upper or lower byte should not be attempted.)
mum frequency to be supplied is fc/2
SLOW1/2 or SLEEP1/2 mode.
16-Bit Programmable Pulse Generate (PPG) Output Mode (TC3 and 4)
Note 1: In the PPG mode, do not change the PWREGi and TTREGi settings while the timer is running. Since PWREGi
Note 2: When the timer is stopped during PPG output, the PPG4 pin holds the output status when the timer is stopped.
Note 3: i = 3, 4
This mode is used to generate pulses with up to 16-bits of resolution. The timer counter 3 and 4 are cascad-
The counter counts up using the internal clock or external clock. When a match between the up-counter
Since the initial value can be set to the timer F/F4 by TC4CR<TFF4>, positive and negative pulses can be
(The logic level output from the PPG4 pin is the opposite to the timer F/F4.)
Set the lower byte and upper byte in this order to program the timer register. (TTREG3 → TTREG4,
For PPG output, set the output latch of the I/O port to 1.
Two machine cycles are required for the high- or low-level pulse input to the TC3 pin. Therefore, a maxi-
and TTREGi are not in the shift register configuration in the PPG mode, the new values programmed in PWRE-
Gi and TTREGi are in effect immediately after programming PWREGi and TTREGi. Therefore, if PWREGi and
TTREGi are changed while the timer is running, an expected operation may not be obtained.
To change the output status, program TC4CR<TFF4> after the timer is stopped. Do not change TC4CR<TFF4>
upon stopping of the timer.
Example: Fixing the PPG4 pin to the high level when the TimerCounter is stopped
CLR (TC4CR).3 ; Stops the timer
CLR (TC4CR).7 ; Sets the PPG4 pin to the high level
LDW
LDW
LD
LD
LD
Setting ports
(PWREG3), 07D0H
(TTREG3), 8002H
(TC3CR), 33H
(TC4CR), 057H
(TC4CR), 05FH
4
Hz in the NORMAL1/2 or IDLE1/2 mode, and fs/2
Page 97
; Sets the pulse width.
; Sets the cycle period.
; Sets the operating clock to fc/2
; (lower byte).
; Sets TFF4 to the initial value 0, and 16-bit
; PPG mode (upper byte).
; Starts the timer.
3
, and16-bit PPG mode
TMP86FH46BNG
4
to in the