tmp86fh46bng TOSHIBA Semiconductor CORPORATION, tmp86fh46bng Datasheet - Page 131

no-image

tmp86fh46bng

Manufacturer Part Number
tmp86fh46bng
Description
8 Bit Microcontroller Tlcs-870/c Series
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP86FH46BNG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
10.3.3.3
SIOCR1<SIOS>
SIOSR<SIOF>
SIOSR<SEF>
SCK
SI pin
SIOSR<RXF>
SIOSR<RXERR>
INTSIO
interrupt
request
SIORDB
pin
(1)
The transmit/receive mode are selected by writing “10” to SIOCR1<SIOM>.
Transmit/receive mode
by using SIOCR1<SCK>. Transfer direction is selected by using SIOCR1<SIODIR>.
cleared to “0”.
SCK pin.
SIOCR1<SIODIR>, synchronizing with the SCK pin's falling edge. And receiving operation also
starts with the direction of the bit specified by SIOCR1<SIODIR>, synchronizing with the SCK
pin's rising edge.
clock falling edge.
transferred to shift register. When 8-bit data has been received, the received data is transferred to
SIORDB from shift register, then the INTSIO interrupt request occurs, synchronizing with setting
SIOSR<RXF> to “1”.
Note 1: In internal clock operation, when the SIOCR1<SIOS> is set to "1", SIOTDB is transferred to
Note 2: In external clock operation, when the falling edge is input from SCK pin after SIOCR1<SIOS>
Transmit/receive mode is selected by writing “10B” to SIOCR1<SIOM>. Serial clock is selected
When a transmit data is written to the transmit buffer register (SIOTDB), SIOSR<TXF> is
After SIOCR1<SIOS> is set to “1”, SIOSR<SIOF> is set synchronously to the falling edge of
The data is transferred sequentially starting from SO pin with the direction of the bit specified by
SIOSR<SEF> is kept in high level between the first clock falling edge of SCK pin and eighth
SIOSR<TXF> is set to “1” at the rising edge of SCK pin after the data written to the SIOTDB is
Note:If receive error is not corrected, an interrupt request does not generate after the error occurs.
Starting the transmit/receive operation
Figure 10-12 Example of Receive Error Processing
shift register after maximum 1-cycle of serial clock frequency, then a serial clock is output
from SCK pin.
is set to "1", SIOTDB is transferred to shift register immediately. When the rising edge is input
from SCK pin, receive operation also starts.
A7 A6
Start shift
operation
A5 A4 A3 A2 A1 A0 B7 B6 B5 B4 B3 B2 B1 B0 C7 C6 C5 C4 C3 C2 C1 C0
Page 113
A
Start shift
operation
Writing transmit
data A
B
Start shift
operation
Writing transmit
data B
Write a "0" after reading the
received data when a receive
error occurs.
TMP86FH46BNG

Related parts for tmp86fh46bng