tmp86fh46bng TOSHIBA Semiconductor CORPORATION, tmp86fh46bng Datasheet - Page 126

no-image

tmp86fh46bng

Manufacturer Part Number
tmp86fh46bng
Description
8 Bit Microcontroller Tlcs-870/c Series
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP86FH46BNG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
10.3
Function
SIOSR<SEF>
SO pin
SIOSR<TXF>
SIOCR1<SIOS>
SIOSR<SIOF>
SCK pin outout
INTSIO
interrupt
request
SIOTDB
(2)
(3)
Figure 10-6 Example of Internal Clock and MSB Transmit Mode
stops to “H” level by an automatic-wait function when all of the bit set in the SIOTDB has been trans-
mitted. Automatic-wait function is released by writing a transmit data to SIOTDB. Then, transmit op-
eration is restarted after maximum 1-cycle of serial clock.
SIOSR<TXF> “1”, the next data is continuously transferred after transmission of previous data.
SIOTDB before the shift operation of the next data begins.
tion is started. Then, INTSIO interrupt request is generated after SIOSR<TXERR> is set to “1”.
Writing transmit
data A
When data is written to SIOTDB, SIOSR<TXF> is cleared to “0”.
In internal clock operation, in case a next transmit data is not written to SIOTDB, the serial clock
When the next data is written to the SIOTDB before termination of previous 8-bit data with
In external clock operation, after SIOSR<TXF> is set to “1”, the transmit data must be written to
If the transmit data is not written to SIOTDB, transmit error occurs immediately after shift opera-
There are two ways for stopping transmits operation.
During the transmit operation
Stopping the transmit operation
・ The way of clearing SIOCR1<SIOS>.
・ The way of setting SIOCR1<SIOINH>.
A
of the data is finished. When transmit operation is finished, SIOSR<SIOF> is cleared to
“0” and SO pin is kept in high level. In external clock operation, SIOCR1<SIOS> must be
cleared to “0” before SIOSR<SEF> is set to “1” by beginning next transfer.
case, SIOCR1<SIOS>, SIOSR register, SIORDB register and SIOTDB register are initial-
ized.
When SIOCR1<SIOS> is cleared to “0”, transmit operation is stopped after all transfer
Transmit operation is stopped immediately after SIOCR1<SIOINH> is set to “1”. In this
A7
Writing transmit
data B
A6 A5 A4 A3 A2 A1 A0 B7 B6 B5 B4 B3 B2 B1
Start shift
operation
B
Page 108
Start shift
operation
B0
Automatic wait
Writing transmit
data C
C
C7
Start shift
operation
C6 C5 C4 C3 C2 C1 C0
Clearing SIOS
TMP86FH46BNG

Related parts for tmp86fh46bng