MC68HC912BD32CFU10 FREESCALE [Freescale Semiconductor, Inc], MC68HC912BD32CFU10 Datasheet - Page 150

no-image

MC68HC912BD32CFU10

Manufacturer Part Number
MC68HC912BD32CFU10
Description
Advance Information
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
SCI Baud Rate
Generation
Register
Descriptions
Serial Interface
MC68HC912BD32 Rev 1.0
The basis of the SCI baud rate generator is a 13-bit modulus counter.
This counter gives the generator the flexibility necessary to achieve a
reasonable level of independence from the CPU operating frequency
and still be able to produce standard baud rates with a minimal amount
of error. The clock source for the generator comes from the P Clock.
Control and data registers for the SCI subsystem are described below.
The memory address indicated for each register is the default address
that is in use after reset. The entire 512-byte register block can be
mapped to any 2K byte boundary within the standard 64K byte address
space.
Freescale Semiconductor, Inc.
SCI Baud Rate
For More Information On This Product,
Data that is transmitted or received least significant bit (LSB) first.
A stop bit (logic one), used to indicate the end of a frame. (A frame
consists of a start bit, a character of eight or nine data bits and a
stop bit.)
A BREAK is defined as the transmission or reception of a logic
zero for one frame or more.
This SCI supports hardware parity for transmit and receive.
Desired
14400
19200
38400
1200
2400
4800
9600
110
300
600
Go to: www.freescale.com
Serial Interface
Table 29 Baud Rate Generation
BR Divisor for
P = 4.0 MHz
2273
833
417
208
104
52
26
17
13
BR Divisor for
P = 8.0 MHz
4545
1667
833
417
208
104
52
35
26
13
BR Divisor for
P = 10.0 MHz
5682
2083
1042
521
260
130
65
43
33
16
4-sint

Related parts for MC68HC912BD32CFU10