DK-DEV-3SL150N Altera, DK-DEV-3SL150N Datasheet - Page 118
DK-DEV-3SL150N
Manufacturer Part Number
DK-DEV-3SL150N
Description
KIT DEVELOPMENT STRATIX III
Manufacturer
Altera
Series
Stratix® IIIr
Type
FPGAr
Datasheets
1.EP3SL150F780C4N.pdf
(16 pages)
2.EP3SL150F780C4N.pdf
(332 pages)
3.DK-DEV-3SL150N.pdf
(34 pages)
Specifications of DK-DEV-3SL150N
Contents
Development Platform, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP3S
Silicon Family Name
Stratix III
Kit Contents
Development Board, Cable And Accessories
Rohs Compliant
Yes
For Use With/related Products
EP3SL150F152
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2568
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-3SL150N
Manufacturer:
Altera
Quantity:
135
- Current page: 118 of 332
- Download datasheet (4Mb)
1–118
Table 1–68. EP3SL110 Row Pins Output Timing Parameters (Part 3 of 3)
Table 1–69.
Stratix III Device Handbook, Volume 2
DIFFERENTIAL
1.8-V
SSTL CLASS I
DIFFERENTIAL
1.8-V
SSTL CLASS I
DIFFERENTIAL
1.8-V
SSTL CLASS I
DIFFERENTIAL
1.8-V
SSTL CLASS II
DIFFERENTIAL
1.8-V
SSTL CLASS II
DIFFERENTIAL
2.5-V
SSTL CLASS I
DIFFERENTIAL
2.5-V
SSTL CLASS I
DIFFERENTIAL
2.5-V
SSTL CLASS II
RCLK input adder
RCLK PLL input adder
RCLK output adder
RCLK PLL output adder
I/O Standard
Parameter
EP3SL110 Column Pin Delay Adders for Regional Clock
8mA
10mA
12mA
8mA
16mA
8mA
12mA
16mA
Table 1–69
must be added to the GCLK values. Use these adder values to determine I/O timing
when the I/O pin is driven using the regional clock. This applies to all I/O standards
supported by Stratix III devices.
Table 1–69
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
GCLK
Clock
PLL
PLL
PLL
PLL
PLL
PLL
PLL
PLL
Industrial
-0.374
-2.001
0.186
2.391
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
co
co
co
co
co
co
co
co
co
co
co
co
co
co
co
co
Fast Model
and
lists the EP3SL110 column pin delay adders when using the regional clock.
Industrial
3.125
1.345
3.105
1.325
3.102
1.322
3.107
1.327
3.100
1.320
3.138
1.358
3.120
1.340
3.106
1.326
Commercial
Table 1–70
-0.162
-1.786
0.171
2.371
Fast Model
Commercial
3.370
1.531
3.350
1.511
3.346
1.507
3.350
1.511
3.343
1.504
3.382
1.543
3.365
1.526
3.349
1.510
-0.226 -0.233
-2.669 -2.844
1.1 V
0.245
3.577
list the EP3SL110 regional clock (RCLK) adder values that
V
C2
CCL
=
Chapter 1: Stratix III Device Datasheet: DC and Switching Characteristics
4.786 5.191 5.702 5.566 5.821 5.317 5.832 5.695 5.898
1.996 2.100 2.313 2.326 2.329 2.208 2.426 2.436 2.318
4.763 5.167 5.679 5.543 5.798 5.294 5.808 5.671 5.874
1.973 2.076 2.290 2.303 2.306 2.185 2.402 2.412 2.294
4.759 5.164 5.675 5.539 5.794 5.290 5.805 5.668 5.871
1.969 2.073 2.286 2.299 2.302 2.181 2.399 2.409 2.291
4.750 5.152 5.661 5.525 5.780 5.277 5.789 5.652 5.855
1.960 2.061 2.272 2.285 2.288 2.168 2.383 2.393 2.275
4.749 5.153 5.664 5.528 5.783 5.280 5.794 5.657 5.860
1.959 2.062 2.275 2.288 2.291 2.171 2.388 2.398 2.280
4.787 5.190 5.700 5.564 5.819 5.316 5.829 5.692 5.895
1.997 2.099 2.311 2.324 2.327 2.207 2.423 2.433 2.315
4.772 5.175 5.685 5.549 5.804 5.301 5.814 5.677 5.880
1.982 2.084 2.296 2.309 2.312 2.192 2.408 2.418 2.300
4.749 5.151 5.660 5.524 5.779 5.277 5.789 5.652 5.855
1.959 2.060 2.271 2.284 2.287 2.168 2.383 2.393 2.275
1.1 V
V
0.255
4.036
1.1 V
V
C2
CCL
C3
CCL
=
=
1.1 V
V
C3
-0.244 -0.239 -0.367 -0.111 -0.123 -0.116 -0.296
-2.996 -2.879 -2.722 -2.699 -3.067 -2.798 -2.773
CCL
0.268
4.418
1.1 V
V
C4
=
CCL
=
1.1 V
V
C4
CCL
0.261
4.225
1.1 V
V
=
CCL
=
1.1 V
V
C4L
CCL
=
0.393
4.574
0.9 V
V
C4L
CCL
=
0.9 V
V
CCL
© July 2010 Altera Corporation
=
0.248
4.044
1.1 V
V
I3
CCL
1.1 V
V
=
CCL
I3
=
0.277
4.442
1.1 V
V
I4
CCL
1.1 V
V
CCL
I4
=
=
I/O Timing
0.267
4.246
1.1 V
V
1.1 V
V
CCL
CCL
=
=
I4L
I4L
0.364
4.635
0.9 V
0.9 V
V
V
CCL
CCL
=
=
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Related parts for DK-DEV-3SL150N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: