IC MCU 8BIT OTP/EPROM 28 PSOIC

ST62T65CM6

Manufacturer Part NumberST62T65CM6
DescriptionIC MCU 8BIT OTP/EPROM 28 PSOIC
ManufacturerSTMicroelectronics
SeriesST6
ST62T65CM6 datasheet
 


Specifications of ST62T65CM6

Core ProcessorST6Core Size8-Bit
Speed8MHzConnectivitySPI
PeripheralsLED, LVD, POR, WDTNumber Of I /o21
Program Memory Size3.8KB (3.8K x 8)Program Memory TypeOTP
Eeprom Size128 x 8Ram Size128 x 8
Voltage - Supply (vcc/vdd)3 V ~ 6 VData ConvertersA/D 13x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case28-SOIC (7.5mm Width)Controller Family/seriesST6
No. Of I/o's21Eeprom Memory Size128Byte
Ram Memory Size128ByteCpu Speed8MHz
No. Of Timers2Rohs CompliantYes
Processor SeriesST62T6xCoreST6
Data Bus Width8 bitData Ram Size128 B
Interface TypeSCIMaximum Clock Frequency8 MHz
Number Of Programmable I/os21Number Of Timers1
Operating Supply Voltage3 V to 6 VMaximum Operating Temperature+ 125 C
Mounting StyleSMD/SMTDevelopment Tools By SupplierST62GP-EMU2, ST62E2XC-EPB/110, ST62E6XC-EPB/US, STREALIZER-II
Minimum Operating Temperature- 40 COn-chip Adc8 bit
Lead Free Status / RoHS StatusLead free / RoHS CompliantOther names497-2103-5
show all specifications
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
Page 30/84

Download datasheet (2Mb)Embed
PrevNext
ST6255C ST6265C ST6265B
3.3 INTERRUPTS
The CPU can manage four Maskable Interrupt
sources, in addition to a Non Maskable Interrupt
source (top priority interrupt). Each source is asso-
ciated with a specific Interrupt Vector which con-
tains a Jump instruction to the associated interrupt
service routine. These vectors are located in Pro-
gram space (see
Table
7).
When an interrupt source generates an interrupt
request, and interrupt processing is enabled, the
PC register is loaded with the address of the inter-
rupt vector (i.e. of the Jump instruction), which
then causes a Jump to the relevant interrupt serv-
ice routine, thus servicing the interrupt.
Interrupt sources are linked to events either on ex-
ternal pins, or on chip peripherals. Several events
can be ORed on the same interrupt source, and
relevant flags are available to determine which
event triggered the interrupt.
The Non Maskable Interrupt request has the high-
est priority and can interrupt any interrupt routine
at any time; the other four interrupts cannot inter-
rupt each other. If more than one interrupt request
is pending, these are processed by the processor
core according to their priority level: source #1 has
the higher priority while source #4 the lower. The
priority of each interrupt source is fixed.
Table 7. Interrupt Vector Map
Interrupt Source
Priority
Interrupt source #0
1
Interrupt source #1
2
Interrupt source #2
3
Interrupt source #3
4
Interrupt source #4
5
3.3.1 Interrupt request
All interrupt sources but the Non Maskable Inter-
rupt source can be disabled by setting accordingly
the GEN bit of the Interrupt Option Register (IOR).
This GEN bit also defines if an interrupt source, in-
cluding the Non Maskable Interrupt source, can re-
start the MCU from STOP/WAIT modes.
Interrupt request from the Non Maskable Interrupt
source #0 is latched by a flip flop which is automat-
30/84
ically reset by the core at the beginning of the non-
maskable interrupt service routine.
Interrupt request from source #1 can be config-
ured either as edge or level sensitive by setting ac-
cordingly the LES bit of the Interrupt Option Regis-
ter (IOR).
Interrupt request from source #2 are always edge
sensitive. The edge polarity can be configured by
setting accordingly the ESB bit of the Interrupt Op-
tion Register (IOR).
Interrupt request from sources #3 & #4 are level
sensitive.
In edge sensitive mode, a latch is set when a edge
occurs on the interrupt source line and is cleared
when the associated interrupt routine is started.
So, the occurrence of an interrupt can be stored,
until completion of the running interrupt routine be-
fore being processed. If several interrupt requests
occurs before completion of the running interrupt
routine, only the first request is stored.
Storage of interrupt requests is not available in lev-
el sensitive mode. To be taken into account, the
low level must be present on the interrupt pin when
the MCU samples the line after instruction execu-
tion.
At the end of every instruction, the MCU tests the
interrupt lines: if there is an interrupt request the
next instruction is not executed and the appropri-
Vector Address
ate interrupt service routine is executed instead.
(FFCh-FFDh)
(FF6h-FF7h)
Table 8. Interrupt Option Register Description
(FF4h-FF5h)
(FF2h-FF3h)
GEN
(FF0h-FF1h)
ESB
LES
OTHERS
SET
Enable all interrupts
CLEARED
Disable all interrupts
Rising edge mode on inter-
SET
rupt source #2
Falling edge mode on inter-
CLEARED
rupt source #2
Level-sensitive mode on in-
SET
terrupt source #1
Falling edge mode on inter-
CLEARED
rupt source #1
NOT USED

Related parts for ST62T65CM6

Part Number DescriptionManufacturer Datasheet
ST62T65CB6  ST62T65CB6 IC MCU 8BIT W/ADC 28-PDIP STMicroelectronics
ST62T65CN6  ST62T65CN6 Microcontrollers (MCU) OTP EPROM 4K SPI STMicroelectronics
  st62t65cm3 8-bit Otp/eprom Mcus With A/d Converter, Safe Reset, Auto-reload Timer, Eeprom And Spi STMicroelectronics
  st62t65cm-auto 8-bit Otp/eprom/fastrom Mcus With A/d Converter, Safe Reset, Auto-reload Timer, Eeprom And Spi STMicroelectronics
  st62t65b 8-bit Otp/eprom Mcus With A/d Converter, Auto-reload Timer, Eeprom And Spi STMicroelectronics
ST62T62CN6  ST62T62CN6 Microcontrollers (MCU) OTP EPROM 2K No Intf STMicroelectronics
  ST62T62CM6 IC MCU 8BIT W/ADC 16-SOIC STMicroelectronics
ST62T60CB6  ST62T60CB6 IC MCU 8BIT W/ADC 20-PDIP STMicroelectronics
ST62T60CM6  ST62T60CM6 IC MCU 8BIT OTP/EPROM 20 PSOIC STMicroelectronics
  ST62T60BM6 MCU 8-Bit ST6 CISC 3884Byte EPROM 5V 20-Pin SO STMicroelectronics
  ST62T62CM3 IC MCU 8BIT W/ADC 16-SOIC STMicroelectronics
  ST62T62CB6 8BIT MCU OTP 2K+EEPROM, 62T62, DIP STMicroelectronics
  st62t62c 8-bit Otp/eprom Mcus With A/d Converter, Safe Reset, Auto-reload Timer And Eeprom STMicroelectronics
  st62t62cmae 8-bit Otp/eprom/fastrom Mcus With A/d Converter, Safe Reset, Auto-reload Timer And Eeprom STMicroelectronics
  st62t62b 8-bit Otp/eprom Mcus With A/d Converter, Auto-reload Timer And Eeprom STMicroelectronics